A Crystal-Less Clock Generator for Low-Power and Low-Cost Sensor Transceiver With 12.9 MHz-to-3.3 GHz Range, 16.67 ppm/°C Inaccuracy From −25°C to 85°C, and 0.25 μs Settle-Time
This paper proposes the design and implementation of a crystal-less clock generator for low-power, cost-effective sensor transceiver systems. The proposed system integrates a p-poly resistor-based relaxation RC oscillator (RCO), a Fractional-N PLL (W-FPLL) with a wide frequency range and fast settli...
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2025-01-01
|
| Series: | IEEE Access |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/11029021/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Summary: | This paper proposes the design and implementation of a crystal-less clock generator for low-power, cost-effective sensor transceiver systems. The proposed system integrates a p-poly resistor-based relaxation RC oscillator (RCO), a Fractional-N PLL (W-FPLL) with a wide frequency range and fast settling time, and an on-chip temperature sensor unit (TSU) for temperature compensation. To minimize frequency variation in the RCO, a low target frequency is set, and the frequency range is expanded using the PLL. The W-FPLL supports a wide frequency range from 12.9 MHz to 3.3 GHz. Additionally, temperature-induced frequency variations are compensated by applying the TSU’s digital data to the Delta-Sigma Modulator (DSM), while Piecewise Linear Calibration enhances compensation accuracy. The proposed clock generator achieves a frequency stability of 16.67 ppm/°C under temperature variations. The total system die area is 0.102 mm2. At 3.3 GHz, the system consumes 6.35 mW of total power. |
|---|---|
| ISSN: | 2169-3536 |