Runtime Task Scheduling for FPGA-Based Embedded Systems Using Just-in-Time Bitstream Prefetching
Dynamically and partially reconfigurable Field Programmable Gate Arrays (FPGAs) offer high performances and flexibility. These platforms can hot-swap reconfigurable regions to change the hardware behavior at the cost of a reconfiguration process. The scheduling of applications and their reconfigurat...
Saved in:
| Main Authors: | Alexis Duhamel, Sebastien Pillement |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2024-01-01
|
| Series: | IEEE Access |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/10769450/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
THE IMPACT ANALYSIS OF PREFETCH IN THE CACHE ON THE MICROPROCESSOR PERFORMANCE
by: B. Z. Shmeylin
Published: (2016-04-01) -
Mitigating side channel attacks on FPGA through deep learning and dynamic partial reconfiguration
by: Sesibhushana Rao Bommana, et al.
Published: (2025-04-01) -
Greedy Prefetch for Reducing Off-Chip Memory Accesses in Convolutional Neural Network Inference
by: Dengtian Yang, et al.
Published: (2025-02-01) -
Efficient Prefetch and Issue Scheduling Approaches for Simultaneous Multithreading Applied to Superscalar RISC-V Processor
by: Hananya Ribo, et al.
Published: (2025-01-01) -
Memory Prefetching Evaluation of Scientific Applications on a Modern HPC Arm-Based Processor
by: Nam Ho, et al.
Published: (2025-01-01)