HIPR: Hardware IP Protection through Low-Overhead Fine-Grain Redaction
Hardware intellectual property (IP) blocks have been subjected to various forms of confidentiality and integrity attacks in recent years due to the globalization of the semiconductor industry. System-on-chip (SoC) designers are now considering a zero-trust model for security, where an IP can be att...
Saved in:
| Main Authors: | Aritra Dasgupta, Sudipta Paria, Swarup Bhunia |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Ruhr-Universität Bochum
2025-06-01
|
| Series: | Transactions on Cryptographic Hardware and Embedded Systems |
| Subjects: | |
| Online Access: | https://tches.iacr.org/index.php/TCHES/article/view/12236 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Hardware IP protection by exploiting IP vendor’s proteogenomic BioMarker as digital watermark during behavioral synthesis
by: Anirban Sengupta, et al.
Published: (2025-04-01) -
Software and hardware co-design of lightweight authenticated ciphers ASCON for the internet of things
by: Jing WANG, et al.
Published: (2022-12-01) -
Software and hardware co-design of lightweight authenticated ciphers ASCON for the internet of things
by: Jing WANG, et al.
Published: (2022-12-01) -
Hardware-accelerated real-time IP flow measurement method for multi-core architecture
by: ZHU Chao1, et al.
Published: (2008-01-01) -
The Therapeutic and the Transgressive: Chinese Fansub Straddling between Hollywood IP Laws and Chinese State Censorship
by: Ying Zhu
Published: (2023-07-01)