Corrigendum to “PCIU: Hardware Implementations of an Efficient Packet Classification Algorithm with an Incremental Update Capability”
Saved in:
| Main Authors: | O. Ahmed, S. Areibi, K. Chattha, B. Kelly |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2018-01-01
|
| Series: | International Journal of Reconfigurable Computing |
| Online Access: | http://dx.doi.org/10.1155/2018/9595171 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Corrigendum to “An Impulse-C Hardware Accelerator for Packet Classification Based on Fine/Coarse Grain Optimization”
by: O. Ahmed, et al.
Published: (2018-01-01) -
An Impulse-C Hardware Accelerator for Packet Classification Based on Fine/Coarse Grain Optimization
by: O. Ahmed, et al.
Published: (2013-01-01) -
Packet Classification by Multilevel Cutting of the Classification Space: An Algorithmic-Architectural Solution for IP Packet Classification in Next Generation Networks
by: Motasem Aldiab, et al.
Published: (2008-01-01) -
Efficient Hierarchical Hash-Based Multi-Field Packet Classification With Fast Update for Software Switches
by: Yeim-Kuan Chang, et al.
Published: (2025-01-01) -
The backpropagation algorithm implemented on spiking neuromorphic hardware
by: Alpha Renner, et al.
Published: (2024-11-01)