ULPD and CPTL Pull-Up Stages for Differential Cascode Voltage Switch Logic
Two new structures for Differential Cascode Voltage Switch Logic (DCVSL) pull-up stage are proposed. In conventional DCVSL structure, low-to-high propagation delay is larger than high-to-low propagation delay this could be brought down by using DCVSL-R. Promoting resistors in DCVSL-R structure incre...
Saved in:
| Main Authors: | Avireni Srinivasulu, Madugula Rajesh |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2013-01-01
|
| Series: | Journal of Engineering |
| Online Access: | http://dx.doi.org/10.1155/2013/595296 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Design Issues for Low Voltage Low Power CMOS Folded Cascode LNAs
by: Ehsan Kargaran, et al.
Published: (2024-02-01) -
Pull-In Voltage and Stress in Fixed-Fixed Beams of RF MEMS Switches
by: Anna Persano, et al.
Published: (2024-04-01) -
Advances on CMOS Folded-Cascode Operational Transconductance
by: Mohammad Yavari
Published: (2022-12-01) -
Inductor-Less Low-Power Low-Voltage Cross-Coupled Regulated-Cascode Transimpedance Amplifier Circuit in CMOS Technology
by: Behnam Abdollahi, et al.
Published: (2024-01-01) -
An RC snubber design method to achieve optimized switching noise‐loss trade‐off of cascode GaN HEMTs
by: Peng Xue, et al.
Published: (2024-09-01)