A low‐offset low‐power and high‐speed dynamic latch comparator with a preamplifier‐enhanced stage
Abstract The preamplifier module is a crucial element while designing dynamic latch comparators. The traditional double tail comparator utilizes a differential pair as the preamplifier stage. The circuit is generally suffered from high power dissipation and low comparison speed. This research report...
Saved in:
Main Authors: | Jérôme K. Folla, Maria L. Crespo, Evariste T. Wembe, Mohammad A. S. Bhuiyan, Andres Cicuttin, Bernard Z. Essimbi, Mamun B. I. Reaz |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2021-01-01
|
Series: | IET Circuits, Devices and Systems |
Subjects: | |
Online Access: | https://doi.org/10.1049/cds2.12008 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Ultra-Wideband 4-Bit Distributed Phase Shifters Using Lattice Network at <italic>K/Ka</italic>- and <italic>E/W</italic>-Band
by: Sungwon Kwon, et al.
Published: (2024-01-01) -
Memristor‐transistor hybrid ternary content addressable memory using ternary memristive memory cell
by: Masoodur Rahman Khan, et al.
Published: (2021-10-01) -
A radix‐8 modulo 2n multiplier using area and power‐optimized hard multiple generator
by: Naveen Kr. Kabra, et al.
Published: (2021-01-01) -
New scan compression approach to reduce the test data volume
by: Pralhadrao V. Shantagiri, et al.
Published: (2021-07-01) -
A 0.002‐mm2 8‐bit 1‐MS/s low‐power time‐based DAC (T‐DAC)
by: Ali H. Hassan, et al.
Published: (2021-11-01)