Small Signal Parameter Extraction of III-V Heterojunction Surrounding Gate Tunnel Field Effect Transistor
This work presents simulation study and analysis of nanoscale III-V Heterojunction Gate All Around Tunnel Field Effect Transistor, along with the extraction of small signal parameters of the device. Transfer characteristics and output characteristics of the device were observed. The device is simula...
Saved in:
| Main Authors: | ManjulaВ Vijh, R.S.В Gupta, SujataВ Pandey |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Sumy State University
2017-07-01
|
| Series: | Журнал нано- та електронної фізики |
| Subjects: | |
| Online Access: | http://jnep.sumdu.edu.ua:8080/download/numbers/2017/4/articles/jnep_V9_04004.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Two Dimensional Modeling of III-V Heterojunction Gate All Around Tunnel Field Effect Transistor
by: Manjula Vijh, et al.
Published: (2017-02-01) -
Design of a gate-all-around arch-shaped tunnel-field-effect-transistor-based capacitorless DRAM
by: Seung Ji Bae, et al.
Published: (2025-04-01) -
A Dual Core Source/Drain GAA FinFET
by: Prachuryya Subash Das, et al.
Published: (2023-06-01) -
High-Performance Gate-All-Around Field Effect Transistors Based on Orderly Arrays of Catalytic Si Nanowire Channels
by: Wei Liao, et al.
Published: (2025-02-01) -
Improving the Performance of Arsenene Nanoribbon Gate-All-Around Tunnel Field-Effect Transistors Using H Defects
by: Shun Song, et al.
Published: (2024-12-01)