Polara-Keras2c: Supporting Vectorized AI Models on RISC-V Edge Devices
The rise of edge computing has introduced unique challenges for deploying efficient AI solutions in resource-limited environments. While traditional AI frameworks are powerful, they often fall short in meeting the requirements of edge computing, such as low latency, constrained computational power,...
Saved in:
| Main Authors: | Nizar El Zarif, Mohammadhossein Askari Hemmat, Theo Dupuis, Jean-Pierre David, Yvon Savaria |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2024-01-01
|
| Series: | IEEE Access |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/10752931/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
AESware: Developing AES-enabled low-power multicore processors leveraging open RISC-V cores with a shared lightweight AES accelerator
by: Eunjin Choi, et al.
Published: (2024-12-01) -
An Educational RISC-V-Based 16-Bit Processor
by: Jecel Mattos de Assumpção, et al.
Published: (2024-11-01) -
Edge Server Selection with Round-Robin-Based Task Processing in Multiserver Mobile Edge Computing
by: Kahlan Aljobory, et al.
Published: (2025-05-01) -
Real-Time Optimization of RISC-V Processors Based on Branch Prediction and Division Data Dependency
by: Zhiwei Jin, et al.
Published: (2025-01-01) -
Learning from Octopuses: Cutting-Edge Developments and Future Directions
by: Jinjie Duan, et al.
Published: (2025-04-01)