Architectural Synthesis of Fixed-Point DSP Datapaths Using FPGAs
We address the automatic synthesis of DSP algorithms using FPGAs. Optimized fixed-point implementations are obtained by means of considering (i) a multiple wordlength approach; (ii) a complete datapath formed of wordlength-wise resources (i.e., functional units...
Saved in:
| Main Authors: | Gabriel Caffarena, Juan A. López, Gerardo Leyva, Carlos Carreras, Octavio Nieto-Taladriz |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2009-01-01
|
| Series: | International Journal of Reconfigurable Computing |
| Online Access: | http://dx.doi.org/10.1155/2009/703267 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Core-Level Modeling and Frequency Prediction for DSP Applications on FPGAs
by: Gongyu Wang, et al.
Published: (2015-01-01) -
Analysis of Fast Radix-10 Digit Recurrence Algorithms for Fixed-Point and Floating-Point Dividers on FPGAs
by: Malte Baesler, et al.
Published: (2013-01-01) -
Architecture and Application-Aware Management of Complexity of Mapping Multiplication to FPGA DSP Blocks in High Level Synthesis
by: Sharad Sinha, et al.
Published: (2014-01-01) -
FPGAs for Domain Experts
by: Wim Vanderbauwhede, et al.
Published: (2020-01-01) -
Accelerating machine learning at the edge with approximate computing on FPGAs
by: Luis Gerardo León-Vega, et al.
Published: (2022-11-01)