Layout of Laminated Bus Bar for Diode Neutral Point Clamped Three-level Inverter

Based on the design requirements of low inductance for diode neutral point clamped(NPC) inverter, it analyzed forced commutation operation modes of the inverter’s main circuit, described a layout theory of low inductance laminated bus bar and presented 3 layout schemes. In order to access the optimu...

Full description

Saved in:
Bibliographic Details
Format: Article
Language:zho
Published: Editorial Office of Control and Information Technology 2014-01-01
Series:Kongzhi Yu Xinxi Jishu
Subjects:
Online Access:http://ctet.csrzic.com/thesisDetails#10.13889/j.issn.2095-3631.2014.02.005
Tags: Add Tag
No Tags, Be the first to tag this record!
_version_ 1849224895679954944
collection DOAJ
description Based on the design requirements of low inductance for diode neutral point clamped(NPC) inverter, it analyzed forced commutation operation modes of the inverter’s main circuit, described a layout theory of low inductance laminated bus bar and presented 3 layout schemes. In order to access the optimum design, the merits and demerits of the schemes were compared and analyzed by simulation.
format Article
id doaj-art-a235f0d8c4f047e3810287dfdfc1ad2c
institution Kabale University
issn 2096-5427
language zho
publishDate 2014-01-01
publisher Editorial Office of Control and Information Technology
record_format Article
series Kongzhi Yu Xinxi Jishu
spelling doaj-art-a235f0d8c4f047e3810287dfdfc1ad2c2025-08-25T06:50:53ZzhoEditorial Office of Control and Information TechnologyKongzhi Yu Xinxi Jishu2096-54272014-01-0131141782333801Layout of Laminated Bus Bar for Diode Neutral Point Clamped Three-level InverterBased on the design requirements of low inductance for diode neutral point clamped(NPC) inverter, it analyzed forced commutation operation modes of the inverter’s main circuit, described a layout theory of low inductance laminated bus bar and presented 3 layout schemes. In order to access the optimum design, the merits and demerits of the schemes were compared and analyzed by simulation.http://ctet.csrzic.com/thesisDetails#10.13889/j.issn.2095-3631.2014.02.005laminated bus barparasitic inductancecommutationinverter
spellingShingle Layout of Laminated Bus Bar for Diode Neutral Point Clamped Three-level Inverter
Kongzhi Yu Xinxi Jishu
laminated bus bar
parasitic inductance
commutation
inverter
title Layout of Laminated Bus Bar for Diode Neutral Point Clamped Three-level Inverter
title_full Layout of Laminated Bus Bar for Diode Neutral Point Clamped Three-level Inverter
title_fullStr Layout of Laminated Bus Bar for Diode Neutral Point Clamped Three-level Inverter
title_full_unstemmed Layout of Laminated Bus Bar for Diode Neutral Point Clamped Three-level Inverter
title_short Layout of Laminated Bus Bar for Diode Neutral Point Clamped Three-level Inverter
title_sort layout of laminated bus bar for diode neutral point clamped three level inverter
topic laminated bus bar
parasitic inductance
commutation
inverter
url http://ctet.csrzic.com/thesisDetails#10.13889/j.issn.2095-3631.2014.02.005