AESware: Developing AES-enabled low-power multicore processors leveraging open RISC-V cores with a shared lightweight AES accelerator
As open-source RISC-V cores continue to be released, the development of low-power multicore processors utilizing these cores is invigorating the edge/IoT device market. Nevertheless, comprehensive research on developing low-power multicore processors with integrated security features using existing...
Saved in:
| Main Authors: | Eunjin Choi, Jina Park, Kyuseung Han, Woojoo Lee |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Elsevier
2024-12-01
|
| Series: | Engineering Science and Technology, an International Journal |
| Subjects: | |
| Online Access: | http://www.sciencedirect.com/science/article/pii/S2215098624002805 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
An Educational RISC-V-Based 16-Bit Processor
by: Jecel Mattos de Assumpção, et al.
Published: (2024-11-01) -
Real-Time Optimization of RISC-V Processors Based on Branch Prediction and Division Data Dependency
by: Zhiwei Jin, et al.
Published: (2025-01-01) -
Optimised Extension of an Ultra-Low-Power RISC-V Processor to Support Lightweight Neural Network Models
by: Qiankun Liu, et al.
Published: (2025-04-01) -
Design and implementation of a dynamic deployment based on heterogeneous processor
by: Qian Hongwen, et al.
Published: (2024-01-01) -
Fast Processing RNA-Seq on Multicore Processor
by: Lee Jia Bin, et al.
Published: (2021-12-01)