Evaluation system of high-speed anolog to digital converter based on FPGA
A high speed anolog to digital converter (ADC) evaluation system based on field programmable logic array (FPGA) is designed and implemented. The logic codes are designed based on the FPGA, and the signal sampling and data transmission of ADC are controlled according to different test modes. The anal...
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Article |
| Language: | zho |
| Published: |
National Computer System Engineering Research Institute of China
2024-02-01
|
| Series: | Dianzi Jishu Yingyong |
| Subjects: | |
| Online Access: | http://www.chinaaet.com/article/3000163486 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Summary: | A high speed anolog to digital converter (ADC) evaluation system based on field programmable logic array (FPGA) is designed and implemented. The logic codes are designed based on the FPGA, and the signal sampling and data transmission of ADC are controlled according to different test modes. The analog input signal is converted into digital data stored in the FPGA block RAMs, and transmitted through the user datagram protocol (UDP) to the upper computer designed in MATLAB, which processes the calculated data and output the test results to user. The parameters of a 16-bit ADC with a sampling rate of 100 MS/s are calculated and analyzed in the system. Experimental results show that this system can achieve high speed and high precision ADCs testing and evaluation. |
|---|---|
| ISSN: | 0258-7998 |