Break-before-Make CMOS Inverter for Power-Efficient Delay Implementation
A modified static CMOS inverter with two inputs and two outputs is proposed to reduce short-circuit current in order to increment delay and reduce power overhead where slow operation is required. The circuit is based on bidirectional delay element connected in series with the PMOS and NMOS switching...
Saved in:
| Main Authors: | Janez Puhan, Dušan Raič, Tadej Tuma, Árpád Bűrmen |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2014-01-01
|
| Series: | The Scientific World Journal |
| Online Access: | http://dx.doi.org/10.1155/2014/349131 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Lightweight Periodic Scheduler in Wearable Devices for Real-Time Biofeedback Systems in Sports and Physical Rehabilitation
by: Anton Kos, et al.
Published: (2025-06-01) -
Voltage-mode reservoir computing with ferroelectric CMOS inverters
by: Rikuo Suzuki, et al.
Published: (2025-01-01) -
Bandwidth Extension of Resistive-Feedback CMOS Inverter Amplifier Using T-Coil Peaking
by: Minkyung Choi, et al.
Published: (2025-01-01) -
Impact of Self-Heating Effect on DC and AC Performance of FD-SOI CMOS Inverter
by: Kang Hee Lee, et al.
Published: (2025-01-01) -
An Accurate Representation of Incoherent Layers Within One-Dimensional Thin-Film Multilayer Structures With Equivalent Propagation Matrices
by: J. Puhan, et al.
Published: (2017-01-01)