Text this: Efficient FPGA Hardware Reuse in a Multiplierless Decimation Chain