Generation of address sequences with a given switching activity
The relevance of testing modern computing systems and, first of all, their storage devices is shown. The studies are based on the use of a universal method for generating the address sequences with desired properties for multiple March tests of random access memory devices. The modification of...
Saved in:
| Main Authors: | V. N. Yarmolik, N. A. Shevchenko |
|---|---|
| Format: | Article |
| Language: | Russian |
| Published: |
National Academy of Sciences of Belarus, the United Institute of Informatics Problems
2020-03-01
|
| Series: | Informatika |
| Subjects: | |
| Online Access: | https://inf.grid.by/jour/article/view/889 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Generation of address sequences with specified switching activity and address repeatability
by: V. N. Yarmolik, et al.
Published: (2022-09-01) -
Transparent memory tests with even repeating addresses for storage devices
by: V. N. Yarmolik, et al.
Published: (2021-09-01) -
Formal description model and conditions for detecting linked coupling faults of the memory devices
by: V. N. Yarmolik, et al.
Published: (2023-12-01) -
A measure of the difference between test sets for generating controlled random tests
by: V. N. Yarmolik, et al.
Published: (2022-12-01) -
Transparent memory testing based on dual address sequences
by: V. N. Yarmolik, et al.
Published: (2021-07-01)