Reconfigurable and Resource Efficient Implementation of a Parallel FFT Core in FPGA
Resource efficient implementation of a highly reconfigurable, parallel and pipelined FFT core that provides 1.2GS/s throughput rate with 24-bits wide input samples for the real-time spectrum analysis applications is developed and realized. Physical placement constraints are used to improve the timin...
Saved in:
| Main Author: | |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Sakarya University
2021-12-01
|
| Series: | Sakarya Üniversitesi Fen Bilimleri Enstitüsü Dergisi |
| Subjects: | |
| Online Access: | https://dergipark.org.tr/tr/download/article-file/1566861 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|