Design and implementation of buffer memory management in industrial Internet of things

Aiming at the problem of how to store traffic jam efficiently in high-speed communication of industrial Internet of things,the method of memory management was introduced.On the basis of researching the storage principle of SDRAM,a SDRAM partition memory management system based on field programmable...

Full description

Saved in:
Bibliographic Details
Main Authors: Chao WU, Chengqun WANG, Shenghong ZHU, Weiqiang XU, Yubo JIA
Format: Article
Language:zho
Published: China InfoCom Media Group 2019-03-01
Series:物联网学报
Subjects:
Online Access:http://www.wlwxb.com.cn/zh/article/doi/10.11959/j.issn.2096-3750.2019.00088/
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Aiming at the problem of how to store traffic jam efficiently in high-speed communication of industrial Internet of things,the method of memory management was introduced.On the basis of researching the storage principle of SDRAM,a SDRAM partition memory management system based on field programmable gate array (FPGA) was designed.FPGA was used as the main controller,SDRAM was divided into two parts:index area and data area.In order to facilitate memory management,SDRAM data was further divided into memory blocks with the same size of 1 kB to achieve the purpose of reading and writing data through index.The simulation and experimental results show that the unreliable problems such as data disorder caused by reading multiple data frames from SDRAM after traffic congestion in high-speed communication can be solved effectively,and the stability of communication system can be improved by the memory management system combined with FIFO.
ISSN:2096-3750