Implementation of Individual and Combined In-loop Filters for HEVC and AVC Video Coding Standards on ASIC Platform Using 32 nm Technology Library
High Efficiency Video Coding (HEVC) and Advanced Video Coding (AVC), the developed international standards for video compression, offer significantly better video compression efficiency. However, there are some similarities in the in-loop filtering algorithms which can be combined and implemented in...
Saved in:
| Main Authors: | , , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
ARQII PUBLICATION
2025-07-01
|
| Series: | Applications of Modelling and Simulation |
| Subjects: | |
| Online Access: | https://arqiipubl.com/ojs/index.php/AMS_Journal/article/view/951/228 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1849426858434625536 |
|---|---|
| author | Siu Hong Loh Aw Yong Pik Yee Jia Jia Sim Kim Ho Yeap |
| author_facet | Siu Hong Loh Aw Yong Pik Yee Jia Jia Sim Kim Ho Yeap |
| author_sort | Siu Hong Loh |
| collection | DOAJ |
| description | High Efficiency Video Coding (HEVC) and Advanced Video Coding (AVC), the developed international standards for video compression, offer significantly better video compression efficiency. However, there are some similarities in the in-loop filtering algorithms which can be combined and implemented in a design. By evaluating the similarities in in-loop filtering algorithms of HEVC and AVC, a combined in-loop filter is designed to evaluate its implementation cost and performance with respect to individual AVC and HEVC in-loop filters. The in-loop filters of three designs are used to process the pixels in a stream of 64×64 blocks. The proposed combined design is implemented in Verilog. The Verilog RTL code is verified in application specific integrated circuit (ASIC) platform using 32 nm technology library and Synopsys EDA tools. Experimental results illustrate that the proposed combined in-loop filters reduce the total resources utilization of individual in-loop filters by 20% in terms of total cell area. In comparison to the individual HEVC in-loop filter design, which is greater than the individual AVC in-loop filter design, the unified design consumed just 0.38 times power consumption overhead. |
| format | Article |
| id | doaj-art-8d06cc6636d94c26a1ea3cb8c1369051 |
| institution | Kabale University |
| issn | 2600-8084 |
| language | English |
| publishDate | 2025-07-01 |
| publisher | ARQII PUBLICATION |
| record_format | Article |
| series | Applications of Modelling and Simulation |
| spelling | doaj-art-8d06cc6636d94c26a1ea3cb8c13690512025-08-20T03:29:14ZengARQII PUBLICATIONApplications of Modelling and Simulation2600-80842025-07-019292302Implementation of Individual and Combined In-loop Filters for HEVC and AVC Video Coding Standards on ASIC Platform Using 32 nm Technology LibrarySiu Hong Loh0Aw Yong Pik Yee1Jia Jia Sim2Kim Ho Yeap3Faculty of Engineering and Green Technology, Universiti Tunku Abdul Rahman, 31900 Kampar, Perak, MalaysiaFaculty of Engineering and Green Technology, Universiti Tunku Abdul Rahman, 31900 Kampar, Perak, MalaysiaFaculty of Business and Finance, Universiti Tunku Abdul Rahman, 31900 Kampar, Perak, MalaysiaFaculty of Engineering and Green Technology, Universiti Tunku Abdul Rahman, 31900 Kampar, Perak, MalaysiaHigh Efficiency Video Coding (HEVC) and Advanced Video Coding (AVC), the developed international standards for video compression, offer significantly better video compression efficiency. However, there are some similarities in the in-loop filtering algorithms which can be combined and implemented in a design. By evaluating the similarities in in-loop filtering algorithms of HEVC and AVC, a combined in-loop filter is designed to evaluate its implementation cost and performance with respect to individual AVC and HEVC in-loop filters. The in-loop filters of three designs are used to process the pixels in a stream of 64×64 blocks. The proposed combined design is implemented in Verilog. The Verilog RTL code is verified in application specific integrated circuit (ASIC) platform using 32 nm technology library and Synopsys EDA tools. Experimental results illustrate that the proposed combined in-loop filters reduce the total resources utilization of individual in-loop filters by 20% in terms of total cell area. In comparison to the individual HEVC in-loop filter design, which is greater than the individual AVC in-loop filter design, the unified design consumed just 0.38 times power consumption overhead.https://arqiipubl.com/ojs/index.php/AMS_Journal/article/view/951/228advanced video codinghigh efficiency video codingin-loop filtersvideo compression |
| spellingShingle | Siu Hong Loh Aw Yong Pik Yee Jia Jia Sim Kim Ho Yeap Implementation of Individual and Combined In-loop Filters for HEVC and AVC Video Coding Standards on ASIC Platform Using 32 nm Technology Library Applications of Modelling and Simulation advanced video coding high efficiency video coding in-loop filters video compression |
| title | Implementation of Individual and Combined In-loop Filters for HEVC and AVC Video Coding Standards on ASIC Platform Using 32 nm Technology Library |
| title_full | Implementation of Individual and Combined In-loop Filters for HEVC and AVC Video Coding Standards on ASIC Platform Using 32 nm Technology Library |
| title_fullStr | Implementation of Individual and Combined In-loop Filters for HEVC and AVC Video Coding Standards on ASIC Platform Using 32 nm Technology Library |
| title_full_unstemmed | Implementation of Individual and Combined In-loop Filters for HEVC and AVC Video Coding Standards on ASIC Platform Using 32 nm Technology Library |
| title_short | Implementation of Individual and Combined In-loop Filters for HEVC and AVC Video Coding Standards on ASIC Platform Using 32 nm Technology Library |
| title_sort | implementation of individual and combined in loop filters for hevc and avc video coding standards on asic platform using 32 nm technology library |
| topic | advanced video coding high efficiency video coding in-loop filters video compression |
| url | https://arqiipubl.com/ojs/index.php/AMS_Journal/article/view/951/228 |
| work_keys_str_mv | AT siuhongloh implementationofindividualandcombinedinloopfiltersforhevcandavcvideocodingstandardsonasicplatformusing32nmtechnologylibrary AT awyongpikyee implementationofindividualandcombinedinloopfiltersforhevcandavcvideocodingstandardsonasicplatformusing32nmtechnologylibrary AT jiajiasim implementationofindividualandcombinedinloopfiltersforhevcandavcvideocodingstandardsonasicplatformusing32nmtechnologylibrary AT kimhoyeap implementationofindividualandcombinedinloopfiltersforhevcandavcvideocodingstandardsonasicplatformusing32nmtechnologylibrary |