Perimeter Degree Technique for the Reduction of Routing Congestion during Placement in Physical Design of VLSI Circuits
When used in conjunction with the current floorplan and the optimization technique in circuit design engineering, this research allows for the evaluation of design parameters that can be used to reduce congestion during integrated circuit fabrication. Testing the multiple alternative consequences of...
Saved in:
| Main Authors: | , , , , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2022-01-01
|
| Series: | Complexity |
| Online Access: | http://dx.doi.org/10.1155/2022/8658770 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1849400557563805696 |
|---|---|
| author | Kuruva Lakshmanna Fahimuddin Shaik Vinit Kumar Gunjan Ninni Singh Gautam Kumar R. Mahammad Shafi |
| author_facet | Kuruva Lakshmanna Fahimuddin Shaik Vinit Kumar Gunjan Ninni Singh Gautam Kumar R. Mahammad Shafi |
| author_sort | Kuruva Lakshmanna |
| collection | DOAJ |
| description | When used in conjunction with the current floorplan and the optimization technique in circuit design engineering, this research allows for the evaluation of design parameters that can be used to reduce congestion during integrated circuit fabrication. Testing the multiple alternative consequences of IC design will be extremely beneficial in this situation, as will be demonstrated further below. If the importance of placement and routing congestion concerns is underappreciated, the IC implementation may experience significant nonlinear problems throughout the process as a result of the underappreciation of placement and routing congestion concerns. The use of standard optimization techniques in integrated circuit design is not the most effective strategy when it comes to precisely estimating nonlinear aspects in the design of integrated circuits. To this end, advanced tools such as Xilinx VIVADO and the ICC2 have been developed, in addition to the ICC1 and VIRTUOSO, to explore for computations and recover the actual parameters that are required to design optimal placement and routing for well-organized and ordered physical design. Furthermore, this work employs the perimeter degree technique (PDT) to measure routing congestion in both horizontal and vertical directions for a silicon chip region and then applies the technique to lower the density of superfluous routing (DSR) (PDT). Recently, a metaheuristic approach to computation has increased in favor, particularly in the last two decades. It is a classic graph theory problem, and it is also a common topic in the field of optimization. However, it does not provide correct information about where and how nodes should be put, despite its popularity. Consequently, in conjunction with the optimized floorplan data, the optimized model created by the Improved Harmonic Search Optimization algorithm undergoes testing and investigation in order to estimate the amount of congestion that occurs during the routing process in VLSI circuit design and to minimize the amount of congestion that occurs. |
| format | Article |
| id | doaj-art-8726da12cd4744b2b60e5b82ffd88aa8 |
| institution | Kabale University |
| issn | 1099-0526 |
| language | English |
| publishDate | 2022-01-01 |
| publisher | Wiley |
| record_format | Article |
| series | Complexity |
| spelling | doaj-art-8726da12cd4744b2b60e5b82ffd88aa82025-08-20T03:37:58ZengWileyComplexity1099-05262022-01-01202210.1155/2022/8658770Perimeter Degree Technique for the Reduction of Routing Congestion during Placement in Physical Design of VLSI CircuitsKuruva Lakshmanna0Fahimuddin Shaik1Vinit Kumar Gunjan2Ninni Singh3Gautam Kumar4R. Mahammad Shafi5Department of Information TechnologyDepartment of Electronics & Communications EngineeringDepartment of Computer Science & EngineeringDepartment of Computer Science & EngineeringDepartment of Computer Science & EngineeringDepartment of Electrical and Computer EngineeringWhen used in conjunction with the current floorplan and the optimization technique in circuit design engineering, this research allows for the evaluation of design parameters that can be used to reduce congestion during integrated circuit fabrication. Testing the multiple alternative consequences of IC design will be extremely beneficial in this situation, as will be demonstrated further below. If the importance of placement and routing congestion concerns is underappreciated, the IC implementation may experience significant nonlinear problems throughout the process as a result of the underappreciation of placement and routing congestion concerns. The use of standard optimization techniques in integrated circuit design is not the most effective strategy when it comes to precisely estimating nonlinear aspects in the design of integrated circuits. To this end, advanced tools such as Xilinx VIVADO and the ICC2 have been developed, in addition to the ICC1 and VIRTUOSO, to explore for computations and recover the actual parameters that are required to design optimal placement and routing for well-organized and ordered physical design. Furthermore, this work employs the perimeter degree technique (PDT) to measure routing congestion in both horizontal and vertical directions for a silicon chip region and then applies the technique to lower the density of superfluous routing (DSR) (PDT). Recently, a metaheuristic approach to computation has increased in favor, particularly in the last two decades. It is a classic graph theory problem, and it is also a common topic in the field of optimization. However, it does not provide correct information about where and how nodes should be put, despite its popularity. Consequently, in conjunction with the optimized floorplan data, the optimized model created by the Improved Harmonic Search Optimization algorithm undergoes testing and investigation in order to estimate the amount of congestion that occurs during the routing process in VLSI circuit design and to minimize the amount of congestion that occurs.http://dx.doi.org/10.1155/2022/8658770 |
| spellingShingle | Kuruva Lakshmanna Fahimuddin Shaik Vinit Kumar Gunjan Ninni Singh Gautam Kumar R. Mahammad Shafi Perimeter Degree Technique for the Reduction of Routing Congestion during Placement in Physical Design of VLSI Circuits Complexity |
| title | Perimeter Degree Technique for the Reduction of Routing Congestion during Placement in Physical Design of VLSI Circuits |
| title_full | Perimeter Degree Technique for the Reduction of Routing Congestion during Placement in Physical Design of VLSI Circuits |
| title_fullStr | Perimeter Degree Technique for the Reduction of Routing Congestion during Placement in Physical Design of VLSI Circuits |
| title_full_unstemmed | Perimeter Degree Technique for the Reduction of Routing Congestion during Placement in Physical Design of VLSI Circuits |
| title_short | Perimeter Degree Technique for the Reduction of Routing Congestion during Placement in Physical Design of VLSI Circuits |
| title_sort | perimeter degree technique for the reduction of routing congestion during placement in physical design of vlsi circuits |
| url | http://dx.doi.org/10.1155/2022/8658770 |
| work_keys_str_mv | AT kuruvalakshmanna perimeterdegreetechniqueforthereductionofroutingcongestionduringplacementinphysicaldesignofvlsicircuits AT fahimuddinshaik perimeterdegreetechniqueforthereductionofroutingcongestionduringplacementinphysicaldesignofvlsicircuits AT vinitkumargunjan perimeterdegreetechniqueforthereductionofroutingcongestionduringplacementinphysicaldesignofvlsicircuits AT ninnisingh perimeterdegreetechniqueforthereductionofroutingcongestionduringplacementinphysicaldesignofvlsicircuits AT gautamkumar perimeterdegreetechniqueforthereductionofroutingcongestionduringplacementinphysicaldesignofvlsicircuits AT rmahammadshafi perimeterdegreetechniqueforthereductionofroutingcongestionduringplacementinphysicaldesignofvlsicircuits |