Data Rate Estimation for Wireless Core-to-Cache Communication in Multicore CPUs
In this paper, a principal architecture of common purpose CPU and its main components are discussed, CPUs evolution is considered and drawbacks that prevent future CPU development are mentioned. Further, solutions proposed so far are addressed and a new CPU architecture is introduced. The proposed a...
Saved in:
| Main Authors: | Maria S. Komar, V. Petrov, K. Borunova, D. Moltchanov, E. Koucheryavy |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Yaroslavl State University
2015-04-01
|
| Series: | Моделирование и анализ информационных систем |
| Subjects: | |
| Online Access: | https://www.mais-journal.ru/jour/article/view/243 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Data Rates Assessment on L2–L3 CPU Bus and Bus between CPU and RAM in Modern CPUs
by: Maria S. Komar
Published: (2017-08-01) -
Parallel lightweight Block Cipher algorithm for Multicore CPUs
by: Hawraa J. Hamiza, et al.
Published: (2024-10-01) -
Multicore fiber with thermally expanded cores for increased collection efficiency in endoscopic imaging
by: Kinga Zolnacz, et al.
Published: (2025-01-01) -
Coexistence of quantum key distribution and optical communication with amplifiers over multicore fiber
by: Kong Weiwen, et al.
Published: (2023-04-01) -
A Multicore Fiber-Based Velocity Sensor
by: Xin Ma
Published: (2024-01-01)