Domain Specific Abstractions for the Development of Fast-by-Construction Dataflow Codes on FPGAs
FPGAs are popular in many fields but have yet to gain wide acceptance for accelerating HPC codes. A major cause is that whilst the growth of High-Level Synthesis (HLS), enabling the use of C or C++, has increased accessibility, without widespread algorithmic changes these tools only provide correct-...
Saved in:
| Main Author: | Nick Brown |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
MDPI AG
2024-10-01
|
| Series: | Chips |
| Subjects: | |
| Online Access: | https://www.mdpi.com/2674-0729/3/4/17 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
The System for Transforming the Code of Dataflow Programs into Imperative
by: Vladimir S. Vasilev, et al.
Published: (2021-06-01) -
Methods for Change Parallelism in Process of High-level VLSI Synthesis
by: Igor Nikolaevich Ryzhenko, et al.
Published: (2022-03-01) -
Tail Recursion Transformation in Functional Dataflow Parallel Programs
by: A. I. Legalov, et al.
Published: (2015-02-01) -
Dataflow model and its applications in big data processing
by: Nifei BI, et al.
Published: (2020-05-01) -
The usage of dataflow model in GPU and big data processing
by: Huayou SU, et al.
Published: (2020-05-01)