Hybrid update / invalidate schemes for cache coherence protocols
In general when considering cache coherence, write back schemes are the default. These schemes invalidate all other copies of a data block during a write. In this paper we propose several hybrid schemes that will switch between updating and invalidating on processor writes at runtime, depending on p...
Saved in:
| Main Authors: | , |
|---|---|
| Format: | Article |
| Language: | Russian |
| Published: |
Moscow State Technical University of Civil Aviation
2016-11-01
|
| Series: | Научный вестник МГТУ ГА |
| Subjects: | |
| Online Access: | https://avia.mstuca.ru/jour/article/view/279 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Summary: | In general when considering cache coherence, write back schemes are the default. These schemes invalidate all other copies of a data block during a write. In this paper we propose several hybrid schemes that will switch between updating and invalidating on processor writes at runtime, depending on program conditions. This kind of approaches tend to improve the overall performance of systems in numerous fields ranging from the Information Security to the Civil Aviation. We created our own cache simulator on which we could implement our schemes, and generated data sets from both commercial benchmarks and through artificial methods to run on the simulator. We analyze the results of running the benchmarks with various schemes, and suggest further research that can be done in this area. |
|---|---|
| ISSN: | 2079-0619 2542-0119 |