Spintronic Content Addressable Memory With Integrated Boolean Logic and Arithmetic Functions
To address growing data processing demands, traditional von Neumann architectures face increased power consumption and delay issues. In response, this paper presents a novel latch-based hybrid CMOS/MTJ content-addressable memory (TCAM) designed to perform Boolean logic, as well as full adder (FA) an...
Saved in:
| Main Authors: | Zahra Mehdizadeh Taheri, Sayed Masoud Sayedi, Mohammad Hossein Moaiyeri |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2025-01-01
|
| Series: | IEEE Access |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/10926925/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Tolerant and low power subtractor with 4:2 compressor and a new TG‐PTL‐float full adder cell
by: Ayoub Sadeghi, et al.
Published: (2022-09-01) -
A Novel Full Subtractor /Full Adder Design in Quantum Cellular Automata
by: Mostafa Sadeghi, et al.
Published: (2024-02-01) -
Compact XOR/XNOR-Based Adders and BNNs Utilizing Drain-Erase Scheme in Ferroelectric FETs
by: Musaib Rafiq, et al.
Published: (2025-01-01) -
Stateful Full Adder Using Silicon Diodes
by: Jaemin Son, et al.
Published: (2025-06-01) -
Design of efficient multiplier with low power and high-speed using PTL (Pass Transistor Logic)
by: D. Satyanarayana, et al.
Published: (2025-06-01)