The Impact of Asymmetric Transistor Aging on Clock Tree Design Considerations
Ensuring integrated circuits (ICs) operate reliably throughout their expected service life is more vital than ever, particularly as they become increasingly central to mission-critical applications. Advances in semiconductor technology have brought to light ICs’ vulnerability to various r...
Saved in:
| Main Authors: | Firas Ramadan, Majd Ganaeim, Maayan Ella, Freddy Gabbay |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2024-01-01
|
| Series: | IEEE Access |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/10767133/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
The Effect of Asymmetric Transistor Aging on Systolic Arrays for Mission Critical Machine Learning Applications
by: Firas Ramadan, et al.
Published: (2025-01-01) -
Critical review of aging clocks and factors that may influence the pace of aging
by: Mildred Min, et al.
Published: (2024-12-01) -
A Method for Synthesizing Ultra-Large-Scale Clock Trees
by: Ziheng Li, et al.
Published: (2025-04-01) -
Epigenetic Clock in Bears: A Simple Cost‐Effective Blood DNA Methylation‐Based Age Estimation Method Applicable to Multiple Bear Species
by: Michito Shimozuru, et al.
Published: (2025-05-01) -
Physics-Based Compact Model of Independent Dual-Gate BEOL-Transistors for Reliable Capacitorless Memory
by: Lihua Xu, et al.
Published: (2024-01-01)