Simulation of Crosstalk in High-Speed Multi-Chip Modules
Simulation results of the electrical performance at 1 GBits/sec of a number of different off-chip interconnection architectures are presented with emphasis given to the dependence of crosstalk and signal delay on the geometries and dielectric constants of the insulating layers as well as on the widt...
Saved in:
Main Authors: | D. A. Papaioannou, J. N. Avaritsiotis |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
1995-01-01
|
Series: | Active and Passive Electronic Components |
Online Access: | http://dx.doi.org/10.1155/1995/24575 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Multi-Chip Module Technology
by: D. R. Barbour, et al.
Published: (1982-01-01) -
Dynamic Task Distribution Model for On-Chip Reconfigurable High Speed Computing System
by: Mahendra Vucha, et al.
Published: (2015-01-01) -
Redsharc: A Programming Model and On-Chip Network for Multi-Core Systems on a Programmable Chip
by: William V. Kritikos, et al.
Published: (2012-01-01) -
Multi-Channel PWM Heater Control Chip in 0.18 μm High-Voltage CMOS for a Quantum Simulator
by: Christoph Ribisch, et al.
Published: (2024-01-01) -
Simulation of the Lumbar Spine as a Multi-Module Paralel Manipulator
by: M. Ceccarelli, et al.
Published: (2011-01-01)