A FPGA-based Configurable Chassis Parallel Bus Technology

In some existing application scenarios, industrial control platforms have expandable requirements for the data space management of chassis parallel bus. In this paper, a new chassis parallel bus technology scheme that can be flexibly configured and efficiently expanded is proposed. By separating the...

Full description

Saved in:
Bibliographic Details
Main Authors: FAN Linbin, LI Miao, TAN Lei
Format: Article
Language:zho
Published: Editorial Office of Control and Information Technology 2023-02-01
Series:Kongzhi Yu Xinxi Jishu
Subjects:
Online Access:http://ctet.csrzic.com/thesisDetails#10.13889/j.issn.2096-5427.2023.01.013
Tags: Add Tag
No Tags, Be the first to tag this record!
_version_ 1849224952677400576
author FAN Linbin
LI Miao
TAN Lei
author_facet FAN Linbin
LI Miao
TAN Lei
author_sort FAN Linbin
collection DOAJ
description In some existing application scenarios, industrial control platforms have expandable requirements for the data space management of chassis parallel bus. In this paper, a new chassis parallel bus technology scheme that can be flexibly configured and efficiently expanded is proposed. By separating the configuration space from the existing bus address space, the function partition of the configuration space is used to realize the functions of device plug identification, data space dynamic allocation, emergency broadcast, port data transmission, etc. At the same time, the hardware environment of multiple plug-in chassis based on parallel bus is built, and the functional test and verification of the technical scheme are carried out by using plug-ins with field programmable gate array (FPGA) devices. The test results show that all functions are normal, indicating that the parallel bus technology completely achieve the functional design goal based on FPGA. In addition, the bus scheme has completed a half-year operation assessment in the practical application scenario of special projects, and the bus runs normally, further verifying the effectiveness of the scheme.
format Article
id doaj-art-680f2e31572a419dbc1b95f20ddfa126
institution Kabale University
issn 2096-5427
language zho
publishDate 2023-02-01
publisher Editorial Office of Control and Information Technology
record_format Article
series Kongzhi Yu Xinxi Jishu
spelling doaj-art-680f2e31572a419dbc1b95f20ddfa1262025-08-25T06:49:10ZzhoEditorial Office of Control and Information TechnologyKongzhi Yu Xinxi Jishu2096-54272023-02-01848935498528A FPGA-based Configurable Chassis Parallel Bus TechnologyFAN LinbinLI MiaoTAN LeiIn some existing application scenarios, industrial control platforms have expandable requirements for the data space management of chassis parallel bus. In this paper, a new chassis parallel bus technology scheme that can be flexibly configured and efficiently expanded is proposed. By separating the configuration space from the existing bus address space, the function partition of the configuration space is used to realize the functions of device plug identification, data space dynamic allocation, emergency broadcast, port data transmission, etc. At the same time, the hardware environment of multiple plug-in chassis based on parallel bus is built, and the functional test and verification of the technical scheme are carried out by using plug-ins with field programmable gate array (FPGA) devices. The test results show that all functions are normal, indicating that the parallel bus technology completely achieve the functional design goal based on FPGA. In addition, the bus scheme has completed a half-year operation assessment in the practical application scenario of special projects, and the bus runs normally, further verifying the effectiveness of the scheme.http://ctet.csrzic.com/thesisDetails#10.13889/j.issn.2096-5427.2023.01.013parallel busdata managementFPGA(field programmable gate array)configuration spacecommunication systemindustrial control system
spellingShingle FAN Linbin
LI Miao
TAN Lei
A FPGA-based Configurable Chassis Parallel Bus Technology
Kongzhi Yu Xinxi Jishu
parallel bus
data management
FPGA(field programmable gate array)
configuration space
communication system
industrial control system
title A FPGA-based Configurable Chassis Parallel Bus Technology
title_full A FPGA-based Configurable Chassis Parallel Bus Technology
title_fullStr A FPGA-based Configurable Chassis Parallel Bus Technology
title_full_unstemmed A FPGA-based Configurable Chassis Parallel Bus Technology
title_short A FPGA-based Configurable Chassis Parallel Bus Technology
title_sort fpga based configurable chassis parallel bus technology
topic parallel bus
data management
FPGA(field programmable gate array)
configuration space
communication system
industrial control system
url http://ctet.csrzic.com/thesisDetails#10.13889/j.issn.2096-5427.2023.01.013
work_keys_str_mv AT fanlinbin afpgabasedconfigurablechassisparallelbustechnology
AT limiao afpgabasedconfigurablechassisparallelbustechnology
AT tanlei afpgabasedconfigurablechassisparallelbustechnology
AT fanlinbin fpgabasedconfigurablechassisparallelbustechnology
AT limiao fpgabasedconfigurablechassisparallelbustechnology
AT tanlei fpgabasedconfigurablechassisparallelbustechnology