Text this: Dynamic Clock Tree Balancing Algorithm: Achieving Enhanced Performance Efficiency in Asic Design