rule4ml: an open-source tool for resource utilization and latency estimation for ML models on FPGA
Implementing machine learning (ML) models on field-programmable gate arrays (FPGAs) is becoming increasingly popular across various domains as a low-latency and low-power solution that helps manage large data rates generated by continuously improving detectors. However, developing ML models for FPGA...
Saved in:
Main Authors: | Mohammad Mehdi Rahimifar, Hamza Ezzaoui Rahali, Audrey C Therrien |
---|---|
Format: | Article |
Language: | English |
Published: |
IOP Publishing
2025-01-01
|
Series: | Machine Learning: Science and Technology |
Subjects: | |
Online Access: | https://doi.org/10.1088/2632-2153/ada71c |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Implementation of Simplified Data Encryption Standard on FPGA using VHDL
by: salim Qadir Mohammed
Published: (2022-03-01) -
A SIC and ML approach for MIMO non-orthogonal multiple access signal detection
by: Arun Kumar, et al.
Published: (2025-02-01) -
A comparative analysis of the binary and multiclass classified chest X-ray images of pneumonia and COVID-19 with ML and DL models
by: Pal Madhumita, et al.
Published: (2025-02-01) -
SHASI-ML: a machine learning-based approach for immunogenicity prediction in Salmonella vaccine development
by: Ottavia Spiga, et al.
Published: (2025-02-01) -
Optimizing Human-Centric Warehouse Operations: A Digital Twin Approach Using Dynamic Algorithms and AI/ML
by: Erhan Arslan
Published: (2025-02-01)