Hardware Efficient Speech Enhancement With Noise Aware Multi-Target Deep Learning
This paper describes a supervised speech enhancement (SE) method utilising a noise-aware four-layer deep neural network and training target switching. For optimal speech denoising, the SE system, trained with multiple-target joint learning, switches between mapping-based, masking-based, or complemen...
Saved in:
Main Authors: | Salinna Abdullah, Majid Zamani, Andreas Demosthenous |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2024-01-01
|
Series: | IEEE Open Journal of Circuits and Systems |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/10500889/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Blinding HT: Hiding Hardware Trojan signals traced across multiple sequential levels
by: Ying Zhang, et al.
Published: (2022-01-01) -
Efficient Hardware Implementation of a Multi-Layer Gradient-Free Online-Trainable Spiking Neural Network on FPGA
by: Ali Mehrabi, et al.
Published: (2024-01-01) -
Portable and Cost-Effective Handheld Ultrasound System Utilizing FPGA-Based Synthetic Aperture Imaging
by: Wenping Wang, et al.
Published: (2024-01-01) -
FPGA-Based Distributed Union-Find Decoder for Surface Codes
by: Namitha Liyanage, et al.
Published: (2024-01-01) -
Multi‐precision binary multiplier architecture for multi‐precision floating‐point multiplication
by: Geetam Singh Tomar, et al.
Published: (2021-08-01)