A Workload-Adaptive and Reconfigurable Bus Architecture for Multicore Processors
Interconnection networks for multicore processors are traditionally designed to serve a diversity of workloads. However, different workloads or even different execution phases of the same workload may benefit from different interconnect configurations. In this paper, we first motivate the need for w...
Saved in:
| Main Authors: | , , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2010-01-01
|
| Series: | International Journal of Reconfigurable Computing |
| Online Access: | http://dx.doi.org/10.1155/2010/205852 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1832564536581816320 |
|---|---|
| author | Shoaib Akram Alexandros Papakonstantinou Rakesh Kumar Deming Chen |
| author_facet | Shoaib Akram Alexandros Papakonstantinou Rakesh Kumar Deming Chen |
| author_sort | Shoaib Akram |
| collection | DOAJ |
| description | Interconnection networks for multicore processors are traditionally designed to serve a diversity of workloads. However, different workloads or even different execution phases of the same workload may benefit from different interconnect configurations. In this paper, we first motivate the need for workload-adaptive interconnection networks. Subsequently, we describe an interconnection network framework based on reconfigurable switches for use in medium-scale (up to 32 cores) shared memory multicore processors. Our cost-effective reconfigurable interconnection network is implemented on a traditional shared bus interconnect with snoopy-based coherence, and it enables improved multicore performance. The proposed interconnect architecture distributes the cores of the processor into clusters with reconfigurable logic between clusters to support workload-adaptive policies for inter-cluster communication. Our interconnection scheme is complemented by interconnect-aware scheduling and additional interconnect optimizations which help boost the performance of multiprogramming and multithreaded workloads. We provide experimental results that show that the overall throughput of multiprogramming workloads (consisting of two and four programs) can be improved by up to 60% with our configurable bus architecture. Similar gains can be achieved also for multithreaded applications as shown by further experiments. Finally, we present the performance sensitivity of the proposed interconnect architecture on shared memory bandwidth availability. |
| format | Article |
| id | doaj-art-5ffd4fc003f84ebdb9193d148db4901c |
| institution | Kabale University |
| issn | 1687-7195 1687-7209 |
| language | English |
| publishDate | 2010-01-01 |
| publisher | Wiley |
| record_format | Article |
| series | International Journal of Reconfigurable Computing |
| spelling | doaj-art-5ffd4fc003f84ebdb9193d148db4901c2025-02-03T01:10:48ZengWileyInternational Journal of Reconfigurable Computing1687-71951687-72092010-01-01201010.1155/2010/205852205852A Workload-Adaptive and Reconfigurable Bus Architecture for Multicore ProcessorsShoaib Akram0Alexandros Papakonstantinou1Rakesh Kumar2Deming Chen3Department of Electrical and Computer Engineering, University of Illinois at Urbana Champaign, 1308 West Main Street Urbana, IL 61801, USADepartment of Electrical and Computer Engineering, University of Illinois at Urbana Champaign, 1308 West Main Street Urbana, IL 61801, USADepartment of Electrical and Computer Engineering, University of Illinois at Urbana Champaign, 1308 West Main Street Urbana, IL 61801, USADepartment of Electrical and Computer Engineering, University of Illinois at Urbana Champaign, 1308 West Main Street Urbana, IL 61801, USAInterconnection networks for multicore processors are traditionally designed to serve a diversity of workloads. However, different workloads or even different execution phases of the same workload may benefit from different interconnect configurations. In this paper, we first motivate the need for workload-adaptive interconnection networks. Subsequently, we describe an interconnection network framework based on reconfigurable switches for use in medium-scale (up to 32 cores) shared memory multicore processors. Our cost-effective reconfigurable interconnection network is implemented on a traditional shared bus interconnect with snoopy-based coherence, and it enables improved multicore performance. The proposed interconnect architecture distributes the cores of the processor into clusters with reconfigurable logic between clusters to support workload-adaptive policies for inter-cluster communication. Our interconnection scheme is complemented by interconnect-aware scheduling and additional interconnect optimizations which help boost the performance of multiprogramming and multithreaded workloads. We provide experimental results that show that the overall throughput of multiprogramming workloads (consisting of two and four programs) can be improved by up to 60% with our configurable bus architecture. Similar gains can be achieved also for multithreaded applications as shown by further experiments. Finally, we present the performance sensitivity of the proposed interconnect architecture on shared memory bandwidth availability.http://dx.doi.org/10.1155/2010/205852 |
| spellingShingle | Shoaib Akram Alexandros Papakonstantinou Rakesh Kumar Deming Chen A Workload-Adaptive and Reconfigurable Bus Architecture for Multicore Processors International Journal of Reconfigurable Computing |
| title | A Workload-Adaptive and Reconfigurable Bus Architecture for Multicore Processors |
| title_full | A Workload-Adaptive and Reconfigurable Bus Architecture for Multicore Processors |
| title_fullStr | A Workload-Adaptive and Reconfigurable Bus Architecture for Multicore Processors |
| title_full_unstemmed | A Workload-Adaptive and Reconfigurable Bus Architecture for Multicore Processors |
| title_short | A Workload-Adaptive and Reconfigurable Bus Architecture for Multicore Processors |
| title_sort | workload adaptive and reconfigurable bus architecture for multicore processors |
| url | http://dx.doi.org/10.1155/2010/205852 |
| work_keys_str_mv | AT shoaibakram aworkloadadaptiveandreconfigurablebusarchitectureformulticoreprocessors AT alexandrospapakonstantinou aworkloadadaptiveandreconfigurablebusarchitectureformulticoreprocessors AT rakeshkumar aworkloadadaptiveandreconfigurablebusarchitectureformulticoreprocessors AT demingchen aworkloadadaptiveandreconfigurablebusarchitectureformulticoreprocessors AT shoaibakram workloadadaptiveandreconfigurablebusarchitectureformulticoreprocessors AT alexandrospapakonstantinou workloadadaptiveandreconfigurablebusarchitectureformulticoreprocessors AT rakeshkumar workloadadaptiveandreconfigurablebusarchitectureformulticoreprocessors AT demingchen workloadadaptiveandreconfigurablebusarchitectureformulticoreprocessors |