Design and Development of Efficient SRAM Cell Based on FinFET for Low Power Memory Applications
Stationary random-access memory (SRAM) undergoes an expansion stage, to repel advanced process variation and support ultra-low power operation. Memories occupy more than 80% of the surface in today’s microdevices, and this trend is expected to continue. Metal oxide semiconductor field effect transis...
Saved in:
| Main Authors: | M. V. Nageswara Rao, Mamidipaka Hema, Ramakrishna Raghutu, Ramakrishna S. S. Nuvvula, Polamarasetty P. Kumar, Ilhami Colak, Baseem Khan |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2023-01-01
|
| Series: | Journal of Electrical and Computer Engineering |
| Online Access: | http://dx.doi.org/10.1155/2023/7069746 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Comprehensive Optimization of Dual Threshold Independent-Gate FinFET and SRAM Cells
by: Haiyan Ni, et al.
Published: (2018-01-01) -
Variability Analysis of Ferroelectric FinFETs for Embedded Non-Volatile Memory Applications
by: Byeongju Ha, et al.
Published: (2025-01-01) -
Investigating Self-Heating Effects in Ferroelectric FinFETs for Reliable In-Memory Computing
by: Swati Deshwal, et al.
Published: (2025-01-01) -
A Dual Core Source/Drain GAA FinFET
by: Prachuryya Subash Das, et al.
Published: (2023-06-01) -
DC Performance Variations of SOI FinFETs with Different Silicide Thickness
by: Jun-Sik Yoon
Published: (2018-01-01)