A Modified Implementation of Tristate Inverter Based Static Master-Slave Flip-Flop with Improved Power-Delay-Area Product
The paper introduces novel architectures for implementation of fully static master-slave flip-flops for low power, high performance, and high density. Based on the proposed structure, traditional C2MOS latch (tristate inverter/clocked inverter) based flip-flop is implemented with fewer transistors....
Saved in:
Main Authors: | Kunwar Singh, Satish Chandra Tiwari, Maneesha Gupta |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2014-01-01
|
Series: | The Scientific World Journal |
Online Access: | http://dx.doi.org/10.1155/2014/453675 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
New Low-Power Tristate Circuits in Positive Feedback Source-Coupled Logic
by: Kirti Gupta, et al.
Published: (2011-01-01) -
Bus Implementation Using New Low Power PFSCL Tristate Buffers
by: Neeta Pandey, et al.
Published: (2016-01-01) -
A Master-Slave Haptic System for Neurosurgery
by: Vanni Zanotto, et al.
Published: (2011-01-01) -
Reverse Fosbury Flop Tear of the Rotator Cuff
by: Jérôme Tirefort, et al.
Published: (2017-01-01) -
Corporate Nietzsche: Assessing Prospects of Success for Managers with Master and Slave Moralities
by: A. Faisal, et al.
Published: (2021-06-01)