Implementation of Power Efficient Flash Analogue-to-Digital Converter
An efficient low power high speed 5-bit 5-GS/s flash analogue-to-digital converter (ADC) is proposed in this paper. The designing of a thermometer code to binary code is one of the exacting issues of low power flash ADC. The embodiment consists of two main blocks, a comparator and a digital encoder....
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2014-01-01
|
| Series: | Active and Passive Electronic Components |
| Online Access: | http://dx.doi.org/10.1155/2014/723053 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1850225372784754688 |
|---|---|
| author | Taninki Sai Lakshmi Avireni Srinivasulu Pittala Chandra Shaker |
| author_facet | Taninki Sai Lakshmi Avireni Srinivasulu Pittala Chandra Shaker |
| author_sort | Taninki Sai Lakshmi |
| collection | DOAJ |
| description | An efficient low power high speed 5-bit 5-GS/s flash analogue-to-digital converter (ADC) is proposed in this paper. The designing of a thermometer code to binary code is one of the exacting issues of low power flash ADC. The embodiment consists of two main blocks, a comparator and a digital encoder. To reduce the metastability and the effect of bubble errors, the thermometer code is converted into the gray code and there after translated to binary code through encoder. The proposed encoder is thus implemented by using differential cascade voltage switch logic (DCVSL) to maintain high speed and low power dissipation. The proposed 5-bit flash ADC is designed using Cadence 180 nm CMOS technology with a supply rail voltage typically ±0.85 V. The simulation results include a total power dissipation of 46.69 mW, integral nonlinearity (INL) value of −0.30 LSB and differential nonlinearity (DNL) value of −0.24 LSB, of the flash ADC. |
| format | Article |
| id | doaj-art-58ed8cf23d114f1593bf2d7940c46bbc |
| institution | OA Journals |
| issn | 0882-7516 1563-5031 |
| language | English |
| publishDate | 2014-01-01 |
| publisher | Wiley |
| record_format | Article |
| series | Active and Passive Electronic Components |
| spelling | doaj-art-58ed8cf23d114f1593bf2d7940c46bbc2025-08-20T02:05:23ZengWileyActive and Passive Electronic Components0882-75161563-50312014-01-01201410.1155/2014/723053723053Implementation of Power Efficient Flash Analogue-to-Digital ConverterTaninki Sai Lakshmi0Avireni Srinivasulu1Pittala Chandra Shaker2Department of Electronics and Communication Engineering, VFSTR University (Vignan University), Guntur, Andhra Pradesh 522 213, IndiaDepartment of Electronics and Communication Engineering, VFSTR University (Vignan University), Guntur, Andhra Pradesh 522 213, IndiaDepartment of Electronics and Communication Engineering, VFSTR University (Vignan University), Guntur, Andhra Pradesh 522 213, IndiaAn efficient low power high speed 5-bit 5-GS/s flash analogue-to-digital converter (ADC) is proposed in this paper. The designing of a thermometer code to binary code is one of the exacting issues of low power flash ADC. The embodiment consists of two main blocks, a comparator and a digital encoder. To reduce the metastability and the effect of bubble errors, the thermometer code is converted into the gray code and there after translated to binary code through encoder. The proposed encoder is thus implemented by using differential cascade voltage switch logic (DCVSL) to maintain high speed and low power dissipation. The proposed 5-bit flash ADC is designed using Cadence 180 nm CMOS technology with a supply rail voltage typically ±0.85 V. The simulation results include a total power dissipation of 46.69 mW, integral nonlinearity (INL) value of −0.30 LSB and differential nonlinearity (DNL) value of −0.24 LSB, of the flash ADC.http://dx.doi.org/10.1155/2014/723053 |
| spellingShingle | Taninki Sai Lakshmi Avireni Srinivasulu Pittala Chandra Shaker Implementation of Power Efficient Flash Analogue-to-Digital Converter Active and Passive Electronic Components |
| title | Implementation of Power Efficient Flash Analogue-to-Digital Converter |
| title_full | Implementation of Power Efficient Flash Analogue-to-Digital Converter |
| title_fullStr | Implementation of Power Efficient Flash Analogue-to-Digital Converter |
| title_full_unstemmed | Implementation of Power Efficient Flash Analogue-to-Digital Converter |
| title_short | Implementation of Power Efficient Flash Analogue-to-Digital Converter |
| title_sort | implementation of power efficient flash analogue to digital converter |
| url | http://dx.doi.org/10.1155/2014/723053 |
| work_keys_str_mv | AT taninkisailakshmi implementationofpowerefficientflashanaloguetodigitalconverter AT avirenisrinivasulu implementationofpowerefficientflashanaloguetodigitalconverter AT pittalachandrashaker implementationofpowerefficientflashanaloguetodigitalconverter |