Object Detection Post Processing Accelerator Based on Co-Design of Hardware and Software
Deep learning significantly advances object detection. Post processes, a critical component of this process, select valid bounding boxes to represent the true targets during inference and assign boxes and labels to these objects during training to optimize the loss function. However, post processes...
Saved in:
Main Authors: | Dengtian Yang, Lan Chen, Xiaoran Hao, Yiheng Zhang |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2025-01-01
|
Series: | Information |
Subjects: | |
Online Access: | https://www.mdpi.com/2078-2489/16/1/63 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
FPGA-QNN: Quantized Neural Network Hardware Acceleration on FPGAs
by: Mustafa Tasci, et al.
Published: (2025-01-01) -
A Hardware Accelerator for the Inference of a Convolutional Neural network
by: Edwin González, et al.
Published: (2019-11-01) -
Orchestration mechanism for VNF hardware acceleration resources in SDN/NFV architecture
by: Tong DUAN, et al.
Published: (2018-06-01) -
A Survey on Hardware Accelerators for Large Language Models
by: Christoforos Kachris
Published: (2025-01-01) -
Approximate CNN Hardware Accelerators for Resource Constrained Devices
by: P Thejaswini, et al.
Published: (2025-01-01)