Design and evaluation of clock-gating-based approximate multiplier for error-tolerant applications
The multipliers are essential components in real-time applications. Although approximation arithmetic affects the output accuracy in multipliers, it offers a realistic avenue for constructing power-, area--, and speed-efficient digital circuits. The approximation computing technique is commonly used...
Saved in:
| Main Authors: | Venkata Sudhakar Chowdam, Suresh Babu Potladurty, Prasad Reddy karipireddy |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Elsevier
2025-04-01
|
| Series: | Memories - Materials, Devices, Circuits and Systems |
| Subjects: | |
| Online Access: | http://www.sciencedirect.com/science/article/pii/S2773064625000039 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Energy efficient design and implementation of approximate adder for image processing applications
by: Naik Jatothu Brahmaiah, et al.
Published: (2025-01-01) -
FPGA‐Based Design of Ultra‐Efficient Approximate Adders for High‐Fidelity Image Processing: A Logic‐Optimized Approach
by: Ramakrishna Reddy Eamani, et al.
Published: (2025-07-01) -
A Low-Power DNN Accelerator With Mean-Error-Minimized Approximate Signed Multiplier
by: Laimin Du, et al.
Published: (2024-01-01) -
Reinforcement-Learning-Based Synthesis of Custom Approximate Parallel Prefix Adders
by: Apostolos Stefanidis, et al.
Published: (2024-12-01) -
VLSI design of symmetric two-dimensional finite impulse response filter architecture using approximate circuits and parallel Processing
by: Venkata Krishna Odugu, et al.
Published: (2025-06-01)