Performance Modeling for FPGAs: Extending the Roofline Model with High-Level Synthesis Tools
The potential of FPGAs as accelerators for high-performance computing applications is very large, but many factors are involved in their performance. The design for FPGAs and the selection of the proper optimizations when mapping computations to FPGAs lead to prohibitively long developing time. Alte...
Saved in:
Main Authors: | Bruno da Silva, An Braeken, Erik H. D’Hollander, Abdellah Touhafi |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2013-01-01
|
Series: | International Journal of Reconfigurable Computing |
Online Access: | http://dx.doi.org/10.1155/2013/428078 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Exploiting Partial Reconfiguration through PCIe for a Microphone Array Network Emulator
by: Bruno da Silva, et al.
Published: (2018-01-01) -
High level modeling of Dynamic Reconfigurable FPGAs
by: Imran Rafiq Quadri, et al.
Published: (2009-01-01) -
Reduced-Precision Redundancy on FPGAs
by: Brian Pratt, et al.
Published: (2011-01-01) -
Pipeline FFT Architectures Optimized for FPGAs
by: Bin Zhou, et al.
Published: (2009-01-01) -
Automatic Pipelining and Vectorization of Scientific Code for FPGAs
by: Syed Waqar Nabi, et al.
Published: (2019-01-01)