Automatic Pipelining and Vectorization of Scientific Code for FPGAs
There is a large body of legacy scientific code in use today that could benefit from execution on accelerator devices like GPUs and FPGAs. Manual translation of such legacy code into device-specific parallel code requires significant manual effort and is a major obstacle to wider FPGA adoption. We a...
Saved in:
Main Authors: | Syed Waqar Nabi, Wim Vanderbauwhede |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2019-01-01
|
Series: | International Journal of Reconfigurable Computing |
Online Access: | http://dx.doi.org/10.1155/2019/7348013 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Pipeline FFT Architectures Optimized for FPGAs
by: Bin Zhou, et al.
Published: (2009-01-01) -
Reduced-Precision Redundancy on FPGAs
by: Brian Pratt, et al.
Published: (2011-01-01) -
Exploring Shared SRAM Tables in FPGAs for Larger LUTs and Higher Degree of Sharing
by: Ali Asghar, et al.
Published: (2017-01-01) -
High level modeling of Dynamic Reconfigurable FPGAs
by: Imran Rafiq Quadri, et al.
Published: (2009-01-01) -
vMAGIC—Automatic Code Generation for VHDL
by: Christopher Pohl, et al.
Published: (2009-01-01)