Multi-Standard Speculative Decision Feedback Equalizer for PAMN Wireline Receiver
This paper proposes a new modulation-driven pipelining approach for reducing the complexity of speculative decision feedback equalizers (DFEs). The scalable receiver architecture enables the detection and equalization of multiple pulse amplitude modulation (PAM) signaling schemes using same hardware...
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2024-01-01
|
| Series: | IEEE Access |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/10707627/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1850283102992072704 |
|---|---|
| author | Mohamed Ahmed Mohamed O. Abouzeid Tawfiq Musah |
| author_facet | Mohamed Ahmed Mohamed O. Abouzeid Tawfiq Musah |
| author_sort | Mohamed Ahmed |
| collection | DOAJ |
| description | This paper proposes a new modulation-driven pipelining approach for reducing the complexity of speculative decision feedback equalizers (DFEs). The scalable receiver architecture enables the detection and equalization of multiple pulse amplitude modulation (PAM) signaling schemes using same hardware. The receiver is architected into parallel slices of pipelined layers that achieve significant energy and area savings compared to conventional realizations. The fine modularity in two dimensions of the proposed receiver circuit facilitates the clock gating of unused components to ensure energy-proportional behavior. Simulink simulations were used to discuss the parallel and multi-layer operation of the proposed receiver in both detection and equalization modes. The results from the model also show no performance degradation from the new receiver architecture when configured for PAM8/6/4/3/2 operation. Transistor level design and physical layout of a 1-tap PAM4 DFE/3-tap PAM2 DFE were used to discuss design considerations and trade-offs. Pre-layout validation results indicate that seamless reconfigurability and complexity reduction can be achieved at comparable or better area and power to architectures that constrain the receiver intersymbol interference (ISI). |
| format | Article |
| id | doaj-art-5019d416d4214d69976ac45d74b87f96 |
| institution | OA Journals |
| issn | 2169-3536 |
| language | English |
| publishDate | 2024-01-01 |
| publisher | IEEE |
| record_format | Article |
| series | IEEE Access |
| spelling | doaj-art-5019d416d4214d69976ac45d74b87f962025-08-20T01:47:50ZengIEEEIEEE Access2169-35362024-01-011214828114829310.1109/ACCESS.2024.347620210707627Multi-Standard Speculative Decision Feedback Equalizer for PAMN Wireline ReceiverMohamed Ahmed0https://orcid.org/0000-0003-1578-5616Mohamed O. Abouzeid1Tawfiq Musah2https://orcid.org/0000-0002-6703-9490Department of Electrical and Computer Engineering, The Ohio State University, Columbus, OH, USADepartment of Electrical and Computer Engineering, The Ohio State University, Columbus, OH, USADepartment of Electrical and Computer Engineering, The Ohio State University, Columbus, OH, USAThis paper proposes a new modulation-driven pipelining approach for reducing the complexity of speculative decision feedback equalizers (DFEs). The scalable receiver architecture enables the detection and equalization of multiple pulse amplitude modulation (PAM) signaling schemes using same hardware. The receiver is architected into parallel slices of pipelined layers that achieve significant energy and area savings compared to conventional realizations. The fine modularity in two dimensions of the proposed receiver circuit facilitates the clock gating of unused components to ensure energy-proportional behavior. Simulink simulations were used to discuss the parallel and multi-layer operation of the proposed receiver in both detection and equalization modes. The results from the model also show no performance degradation from the new receiver architecture when configured for PAM8/6/4/3/2 operation. Transistor level design and physical layout of a 1-tap PAM4 DFE/3-tap PAM2 DFE were used to discuss design considerations and trade-offs. Pre-layout validation results indicate that seamless reconfigurability and complexity reduction can be achieved at comparable or better area and power to architectures that constrain the receiver intersymbol interference (ISI).https://ieeexplore.ieee.org/document/10707627/Speculative DFEpipelined equalizerwireline receiverpulse amplitude modulationcomplexity reduction |
| spellingShingle | Mohamed Ahmed Mohamed O. Abouzeid Tawfiq Musah Multi-Standard Speculative Decision Feedback Equalizer for PAMN Wireline Receiver IEEE Access Speculative DFE pipelined equalizer wireline receiver pulse amplitude modulation complexity reduction |
| title | Multi-Standard Speculative Decision Feedback Equalizer for PAMN Wireline Receiver |
| title_full | Multi-Standard Speculative Decision Feedback Equalizer for PAMN Wireline Receiver |
| title_fullStr | Multi-Standard Speculative Decision Feedback Equalizer for PAMN Wireline Receiver |
| title_full_unstemmed | Multi-Standard Speculative Decision Feedback Equalizer for PAMN Wireline Receiver |
| title_short | Multi-Standard Speculative Decision Feedback Equalizer for PAMN Wireline Receiver |
| title_sort | multi standard speculative decision feedback equalizer for pamn wireline receiver |
| topic | Speculative DFE pipelined equalizer wireline receiver pulse amplitude modulation complexity reduction |
| url | https://ieeexplore.ieee.org/document/10707627/ |
| work_keys_str_mv | AT mohamedahmed multistandardspeculativedecisionfeedbackequalizerforpamnwirelinereceiver AT mohamedoabouzeid multistandardspeculativedecisionfeedbackequalizerforpamnwirelinereceiver AT tawfiqmusah multistandardspeculativedecisionfeedbackequalizerforpamnwirelinereceiver |