Design of Low-Power Structural FIR Filter Using Data-Driven Clock Gating and Multibit Flip-Flops
Optimization for power is one of the most important design objectives in modern digital signal processing (DSP) applications. The digital finite duration impulse response (FIR) filter is considered to be one of the most essential components of DSP, and consequently a number of extensive works had be...
Saved in:
| Main Authors: | Lamjed Touil, Abdelaziz Hamdi, Ismail Gassoumi, Abdellatif Mtibaa |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2020-01-01
|
| Series: | Journal of Electrical and Computer Engineering |
| Online Access: | http://dx.doi.org/10.1155/2020/8108591 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
An Efficient Design of QCA Full-Adder-Subtractor with Low Power Dissipation
by: Ismail Gassoumi, et al.
Published: (2021-01-01) -
An Ultra-Low Power Parity Generator Circuit Based on QCA Technology
by: Ismail Gassoumi, et al.
Published: (2019-01-01) -
An Efficient Design of DCT Approximation Based on Quantum Dot Cellular Automata (QCA) Technology
by: Ismail Gassoumi, et al.
Published: (2019-01-01) -
A Low Leakage Autonomous Data Retention Flip-Flop with Power Gating Technique
by: Xiaohui Fan, et al.
Published: (2014-01-01) -
An Ultra-Low-Power Static Contention-Free 25-Transistor True Single-Phase-Clocked Flip-Flop in 55 nm CMOS
by: Jiliang Liu, et al.
Published: (2024-01-01)