1-Bit/2-Level Analog-to-Digital Conversion Based on Comparator and FPGA for Aperture Synthesis Passive Millimeter-Wave Imager

Interferometric aperture synthesis is a proven technique in radio astronomy and earth remote sensing, which also shows great potentials in security screening. An aperture synthesis passive millimeter-wave (PMMW) imager is under development at Beihang University, which is designed for concealed contr...

Full description

Saved in:
Bibliographic Details
Main Authors: Xiangzhou Guo, Ghulam Mehdi, Muhammad Asif, Anyong Hu, Jungang Miao
Format: Article
Language:English
Published: IEEE 2019-01-01
Series:IEEE Access
Subjects:
Online Access:https://ieeexplore.ieee.org/document/8689089/
Tags: Add Tag
No Tags, Be the first to tag this record!
_version_ 1832582370922856448
author Xiangzhou Guo
Ghulam Mehdi
Muhammad Asif
Anyong Hu
Jungang Miao
author_facet Xiangzhou Guo
Ghulam Mehdi
Muhammad Asif
Anyong Hu
Jungang Miao
author_sort Xiangzhou Guo
collection DOAJ
description Interferometric aperture synthesis is a proven technique in radio astronomy and earth remote sensing, which also shows great potentials in security screening. An aperture synthesis passive millimeter-wave (PMMW) imager is under development at Beihang University, which is designed for concealed contraband detection on the human body in an indoor environment. This imager uses 256 antenna-receiver channels with 1 GHz bandwidth and can obtain a radiometric sensitivity less than 1 K at a video imaging rate (~25 frame/s). One of the greatest challenges in this system is the development of a digital correlation subsystem capable of analog-to-digital (A/D) conversion and subsequent signal processing among the system’s 256 channels. In this paper, a comparator-based 1-bit/2-level (1B/2L) A/D conversion architecture is presented. The main error sources during sampling are identified as the timing error of sampling clocks and threshold offset of comparators and analyzed in detail. The sampled data are captured by field programmable gate arrays (FPGAs) to perform further signal processing, and a data capture module performing the serial-to-parallel conversion and per-bit deskew is designed in the FPGA to transfer sampled data from the sampling clock domain to the internal processing clock domain. A 64-channel test system is built to verify the design, and a correlation efficiency of 92.5% to 99.6% is observed at 1 GHz sampling frequency. It is found that the correlation efficiency degradation to less than 98% is caused by the threshold offsets of comparators which can be compensated using a digital-to-analog converter (DAC) or programmable potentiometer.
format Article
id doaj-art-4d5fccc33f0841baa99b08fe48ae8185
institution Kabale University
issn 2169-3536
language English
publishDate 2019-01-01
publisher IEEE
record_format Article
series IEEE Access
spelling doaj-art-4d5fccc33f0841baa99b08fe48ae81852025-01-30T00:00:35ZengIEEEIEEE Access2169-35362019-01-017519335193910.1109/ACCESS.2019.291088886890891-Bit/2-Level Analog-to-Digital Conversion Based on Comparator and FPGA for Aperture Synthesis Passive Millimeter-Wave ImagerXiangzhou Guo0https://orcid.org/0000-0003-3976-5425Ghulam Mehdi1Muhammad Asif2Anyong Hu3Jungang Miao4School of Electronic Information Engineering, Beihang University, Beijing, ChinaCenter of Excellence in Science and Applied Technology, Islamabad, PakistanSchool of Electronic Information Engineering, Beihang University, Beijing, ChinaSchool of Electronic Information Engineering, Beihang University, Beijing, ChinaSchool of Electronic Information Engineering, Beihang University, Beijing, ChinaInterferometric aperture synthesis is a proven technique in radio astronomy and earth remote sensing, which also shows great potentials in security screening. An aperture synthesis passive millimeter-wave (PMMW) imager is under development at Beihang University, which is designed for concealed contraband detection on the human body in an indoor environment. This imager uses 256 antenna-receiver channels with 1 GHz bandwidth and can obtain a radiometric sensitivity less than 1 K at a video imaging rate (~25 frame/s). One of the greatest challenges in this system is the development of a digital correlation subsystem capable of analog-to-digital (A/D) conversion and subsequent signal processing among the system’s 256 channels. In this paper, a comparator-based 1-bit/2-level (1B/2L) A/D conversion architecture is presented. The main error sources during sampling are identified as the timing error of sampling clocks and threshold offset of comparators and analyzed in detail. The sampled data are captured by field programmable gate arrays (FPGAs) to perform further signal processing, and a data capture module performing the serial-to-parallel conversion and per-bit deskew is designed in the FPGA to transfer sampled data from the sampling clock domain to the internal processing clock domain. A 64-channel test system is built to verify the design, and a correlation efficiency of 92.5% to 99.6% is observed at 1 GHz sampling frequency. It is found that the correlation efficiency degradation to less than 98% is caused by the threshold offsets of comparators which can be compensated using a digital-to-analog converter (DAC) or programmable potentiometer.https://ieeexplore.ieee.org/document/8689089/Interferometryaperture synthesis1-bitanalog-digital conversioncomparatorFPGA
spellingShingle Xiangzhou Guo
Ghulam Mehdi
Muhammad Asif
Anyong Hu
Jungang Miao
1-Bit/2-Level Analog-to-Digital Conversion Based on Comparator and FPGA for Aperture Synthesis Passive Millimeter-Wave Imager
IEEE Access
Interferometry
aperture synthesis
1-bit
analog-digital conversion
comparator
FPGA
title 1-Bit/2-Level Analog-to-Digital Conversion Based on Comparator and FPGA for Aperture Synthesis Passive Millimeter-Wave Imager
title_full 1-Bit/2-Level Analog-to-Digital Conversion Based on Comparator and FPGA for Aperture Synthesis Passive Millimeter-Wave Imager
title_fullStr 1-Bit/2-Level Analog-to-Digital Conversion Based on Comparator and FPGA for Aperture Synthesis Passive Millimeter-Wave Imager
title_full_unstemmed 1-Bit/2-Level Analog-to-Digital Conversion Based on Comparator and FPGA for Aperture Synthesis Passive Millimeter-Wave Imager
title_short 1-Bit/2-Level Analog-to-Digital Conversion Based on Comparator and FPGA for Aperture Synthesis Passive Millimeter-Wave Imager
title_sort 1 bit 2 level analog to digital conversion based on comparator and fpga for aperture synthesis passive millimeter wave imager
topic Interferometry
aperture synthesis
1-bit
analog-digital conversion
comparator
FPGA
url https://ieeexplore.ieee.org/document/8689089/
work_keys_str_mv AT xiangzhouguo 1bit2levelanalogtodigitalconversionbasedoncomparatorandfpgaforaperturesynthesispassivemillimeterwaveimager
AT ghulammehdi 1bit2levelanalogtodigitalconversionbasedoncomparatorandfpgaforaperturesynthesispassivemillimeterwaveimager
AT muhammadasif 1bit2levelanalogtodigitalconversionbasedoncomparatorandfpgaforaperturesynthesispassivemillimeterwaveimager
AT anyonghu 1bit2levelanalogtodigitalconversionbasedoncomparatorandfpgaforaperturesynthesispassivemillimeterwaveimager
AT jungangmiao 1bit2levelanalogtodigitalconversionbasedoncomparatorandfpgaforaperturesynthesispassivemillimeterwaveimager