Analysis of possibilities of FPGA-implementation for multiplication operations in the Galois field
The variants of hardware implementations of multiplication operations in the Galois field are considered for efficient solution of the tasks of constructing specialized processors based on FPGA, meeting strict requirements for speed and nominal value of the working clock frequency. Approaches to the...
Saved in:
| Main Author: | E. V. Listopad |
|---|---|
| Format: | Article |
| Language: | Russian |
| Published: |
Educational institution «Belarusian State University of Informatics and Radioelectronics»
2019-06-01
|
| Series: | Doklady Belorusskogo gosudarstvennogo universiteta informatiki i radioèlektroniki |
| Subjects: | |
| Online Access: | https://doklady.bsuir.by/jour/article/view/975 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Compact 8-Bit S-Boxes Based on Multiplication in a Galois Field <i>GF</i>(2<sup>4</sup>)
by: Phuc-Phan Duong, et al.
Published: (2025-04-01) -
Design and implementation of a dynamic deployment based on heterogeneous processor
by: Qian Hongwen, et al.
Published: (2024-01-01) -
Polynomials with minimal value set over Galois rings
by: Maria T. Acosta-De-Orozco, et al.
Published: (1991-01-01) -
Enhancing Speed and Imperceptibility in Watermarking Systems by Leveraging Galois Field Tables
by: Yasmin Alaa Hassan, et al.
Published: (2024-01-01) -
Modification of BJT using Artificial Neural Network and implemented it on FPGA
by: Hassan Fahad Khazal
Published: (2015-03-01)