FPGACam: A FPGA based efficient camera interfacing architecture for real time video processing
Abstract In most of the real time video processing applications, cameras are used to capture live video with embedded systems/Field Programmable Gate Arrays (FPGAs) to process and convert it into the suitable format supported by display devices. In such cases, the interface between the camera and di...
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2021-11-01
|
| Series: | IET Circuits, Devices and Systems |
| Subjects: | |
| Online Access: | https://doi.org/10.1049/cds2.12074 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1832546800684236800 |
|---|---|
| author | Sayantam Sarkar Satish S. Bhairannawar Raja K.B. |
| author_facet | Sayantam Sarkar Satish S. Bhairannawar Raja K.B. |
| author_sort | Sayantam Sarkar |
| collection | DOAJ |
| description | Abstract In most of the real time video processing applications, cameras are used to capture live video with embedded systems/Field Programmable Gate Arrays (FPGAs) to process and convert it into the suitable format supported by display devices. In such cases, the interface between the camera and display device plays a vital role with respect to the quality of the captured and displayed video, respectively. In this paper, we propose an efficient FPGA‐based low cost Complementary Metal Oxide Semiconductor (CMOS) camera interfacing architecture for live video streaming and processing applications. The novelty of our work is the design of optimised architectures for Controllers, Converters, and several interfacing blocks to extract and process the video frames in real time efficiently. The flexibility of parallelism has been exploited in the design for Image Capture and Video Graphics Array (VGA) Generator blocks. The Display Data Channel Conversion block required for VGA to High Definition Multimedia Interface Conversion has been modified to suit our objective by using optimised Finite State Machine and Transition Minimiszed Differential Signalling Encoder through the use of simple logic architectures, respectively. The hardware utilization of the entire architecture is compared with the existing one which shows that the proposed architecture requires nearly 44% less hardware resources than the existing one. |
| format | Article |
| id | doaj-art-4c806f9f620b46d594e426e90098ace5 |
| institution | Kabale University |
| issn | 1751-858X 1751-8598 |
| language | English |
| publishDate | 2021-11-01 |
| publisher | Wiley |
| record_format | Article |
| series | IET Circuits, Devices and Systems |
| spelling | doaj-art-4c806f9f620b46d594e426e90098ace52025-02-03T06:47:11ZengWileyIET Circuits, Devices and Systems1751-858X1751-85982021-11-0115881482910.1049/cds2.12074FPGACam: A FPGA based efficient camera interfacing architecture for real time video processingSayantam Sarkar0Satish S. Bhairannawar1Raja K.B.2Department of Electronics and Communication Engineering Vijaya Vittala Institute of Technology Bangalore Karnataka IndiaDepartment of Electronics and Communication Engineering Shri Dharmasthala Manjunatheshwara College of Engineering and Technology Dharwad Karnataka IndiaDepartment of Electronics and Communication Engineering University Visvesvaraya College of Engineering Bangalore Karnataka IndiaAbstract In most of the real time video processing applications, cameras are used to capture live video with embedded systems/Field Programmable Gate Arrays (FPGAs) to process and convert it into the suitable format supported by display devices. In such cases, the interface between the camera and display device plays a vital role with respect to the quality of the captured and displayed video, respectively. In this paper, we propose an efficient FPGA‐based low cost Complementary Metal Oxide Semiconductor (CMOS) camera interfacing architecture for live video streaming and processing applications. The novelty of our work is the design of optimised architectures for Controllers, Converters, and several interfacing blocks to extract and process the video frames in real time efficiently. The flexibility of parallelism has been exploited in the design for Image Capture and Video Graphics Array (VGA) Generator blocks. The Display Data Channel Conversion block required for VGA to High Definition Multimedia Interface Conversion has been modified to suit our objective by using optimised Finite State Machine and Transition Minimiszed Differential Signalling Encoder through the use of simple logic architectures, respectively. The hardware utilization of the entire architecture is compared with the existing one which shows that the proposed architecture requires nearly 44% less hardware resources than the existing one.https://doi.org/10.1049/cds2.12074video streamingvideo signal processingcamerasembedded systemsfinite state machinesfield programmable gate arrays |
| spellingShingle | Sayantam Sarkar Satish S. Bhairannawar Raja K.B. FPGACam: A FPGA based efficient camera interfacing architecture for real time video processing IET Circuits, Devices and Systems video streaming video signal processing cameras embedded systems finite state machines field programmable gate arrays |
| title | FPGACam: A FPGA based efficient camera interfacing architecture for real time video processing |
| title_full | FPGACam: A FPGA based efficient camera interfacing architecture for real time video processing |
| title_fullStr | FPGACam: A FPGA based efficient camera interfacing architecture for real time video processing |
| title_full_unstemmed | FPGACam: A FPGA based efficient camera interfacing architecture for real time video processing |
| title_short | FPGACam: A FPGA based efficient camera interfacing architecture for real time video processing |
| title_sort | fpgacam a fpga based efficient camera interfacing architecture for real time video processing |
| topic | video streaming video signal processing cameras embedded systems finite state machines field programmable gate arrays |
| url | https://doi.org/10.1049/cds2.12074 |
| work_keys_str_mv | AT sayantamsarkar fpgacamafpgabasedefficientcamerainterfacingarchitectureforrealtimevideoprocessing AT satishsbhairannawar fpgacamafpgabasedefficientcamerainterfacingarchitectureforrealtimevideoprocessing AT rajakb fpgacamafpgabasedefficientcamerainterfacingarchitectureforrealtimevideoprocessing |