Anomalous DIBL Effect in Fully Depleted SOI MOSFETs Using Nanoscale Gate-Recessed Channel Process
Nanoscale Gate-Recessed Channel (GRC) Fully Depleted- (FD-) SOI MOSFET device with a silicon channel thickness (tSi) as low as 2.2 nm was first tested at room temperature for functionality check and then tested at low temperature (77 K) for I-V characterizations. In spite of its FD-SOI nanoscale thi...
Saved in:
| Main Authors: | Avi Karsenty, Avraham Chelly |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2015-01-01
|
| Series: | Active and Passive Electronic Components |
| Online Access: | http://dx.doi.org/10.1155/2015/609828 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Modeling of the Channel Thickness Influence on Electrical Characteristics and Series Resistance in Gate-Recessed Nanoscale SOI MOSFETs
by: A. Karsenty, et al.
Published: (2013-01-01) -
Design Device for Subthreshold Slope in DG Fully Depleted SOI MOSFET
by: Neha Goel, et al.
Published: (2017-02-01) -
An Investigation in the I-gate Body Contact for Partially Depleted SOI MOSFET
by: Arash Daghighi, et al.
Published: (2024-02-01) -
Shrink effects on nanoscale MOS capacitor in visible and NIR spectral Ranges
by: Jeremy Belhassen, et al.
Published: (2024-12-01) -
Comparison of Three Dimensional Partially and Fully Depleted SOI MOSFET Characteristics Using Mathcad
by: Neha Goel, et al.
Published: (2016-03-01)