An NoC Traffic Compiler for Efficient FPGA Implementation of Sparse Graph-Oriented Workloads
Parallel graph-oriented applications expressed in the Bulk-Synchronous Parallel (BSP) and Token Dataflow compute models generate highly-structured communication workloads from messages propagating along graph edges. We can statially expose this structure to traffic compilers and optimization tools t...
Saved in:
Main Authors: | Nachiket Kapre, André Dehon |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2011-01-01
|
Series: | International Journal of Reconfigurable Computing |
Online Access: | http://dx.doi.org/10.1155/2011/745147 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
AsyncBTree: Revisiting Binary Tree Topology for Efficient FPGA-Based NoC Implementation
by: Kizheppatt Vipin
Published: (2019-01-01) -
„Noc ciemna” drogą mądrości krzyża
by: Paweł Warchoł
Published: (2016-06-01) -
An Efficient FPGA Implementation of Optimized Anisotropic Diffusion Filtering of Images
by: Chandrajit Pal, et al.
Published: (2016-01-01) -
Sparse Convolution FPGA Accelerator Based on Multi-Bank Hash Selection
by: Jia Xu, et al.
Published: (2024-12-01) -
„Noc Świętego Wawrzyńca”. Cienie (zapomnianych) przodków
by: Anna Miller-Klejsa
Published: (2013-03-01)