A–102-dBm Sensitivity Multichannel Heterodyne Wake-Up Receiver With Integrated ADPLL
This article presents a binary frequency-shift keying (BFSK) heterodyne wake-up receiver (WuRx) with -102-dBm sensitivity at 2.4 GHz. An integrated low-power all-digital phase-locked loop (ADPLL) allows sharp filtering at the intermediate frequency (IF) to improve sensitivity and interference robust...
Saved in:
Main Authors: | Linsheng Zhang, Divya Duvvuri, Suprio Bhattacharya, Anjana Dissanayake, Xinjian Liu, Henry L. Bishop, Yaobin Zhang, Travis N. Blalock, Benton H. Calhoun, Steven M. Bowers |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2024-01-01
|
Series: | IEEE Open Journal of the Solid-State Circuits Society |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/10496457/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Low-Power Wake-Up Receivers for Resilient Cellular Internet of Things
by: Siyu Wang, et al.
Published: (2025-01-01) -
Design and Implementation of Multiple Ring Oscillator-Based TRNG Architecture by Using ADPLL
by: Huirem Bharat Meitei, et al.
Published: (2025-01-01) -
The Relationship Between Debt, Default, and Receivables in Contract Law in Indonesia
by: Inri Januar, et al.
Published: (2024-12-01) -
On the Development of Two-Dimensional Wakes within Curved
Channels: Experimental and Theoretical Investigation
by: M. T. Schobeiri, et al.
Published: (1994-01-01) -
Bases of audit of receivables in the organizations of the telecommunication sector
by: A. S. Grechishnikova, et al.
Published: (2019-04-01)