SSPRD: A Shared-Storage-Based Hardware Packet Reordering and Deduplication System for Multipath Transmission in Wide Area Networks

To increase bandwidth and overcome packet loss in Wide Area Networks (WANs), per-packet multipath transmission and redundant transmission are increasingly being used as Software-Defined Wide Area Network (SD-WAN) solutions. However, this results in out-of-order and duplicate packets in the destinati...

Full description

Saved in:
Bibliographic Details
Main Authors: Jiandong Ma, Zhichuan Guo, Mangu Song
Format: Article
Language:English
Published: MDPI AG 2024-10-01
Series:Micromachines
Subjects:
Online Access:https://www.mdpi.com/2072-666X/15/11/1323
Tags: Add Tag
No Tags, Be the first to tag this record!
_version_ 1850068613961089024
author Jiandong Ma
Zhichuan Guo
Mangu Song
author_facet Jiandong Ma
Zhichuan Guo
Mangu Song
author_sort Jiandong Ma
collection DOAJ
description To increase bandwidth and overcome packet loss in Wide Area Networks (WANs), per-packet multipath transmission and redundant transmission are increasingly being used as Software-Defined Wide Area Network (SD-WAN) solutions. However, this results in out-of-order and duplicate packets in the destination network. To restore sequential and unique data streams for multiple connections, hardware packet buffers with significant depth are required due to the large delay difference between WAN paths. To address this issue, SSPRD, a shared-storage-based packet reordering and deduplication system using a Field-Programmable Gate Array (FPGA), is proposed. The storage space for packets and sub-buffers is shared by all sessions with dynamic allocation. Packets are stored in the DDR and are sorted by their descriptors in the buffers. We also develop a sub-buffer-based timeout event handling algorithm. While supporting four sessions, SSPRD achieves a deep reorder buffer on hardware, with a depth of up to 15,360 packets per session. Compared with other solutions, SSPRD reduces buffer space usage by 62.5%, and reaches a packet reordering and deduplicating performance of 10 Gbps for 1500-byte packets.
format Article
id doaj-art-45c0bb7fc9c747c3b7371dc26be60a8f
institution DOAJ
issn 2072-666X
language English
publishDate 2024-10-01
publisher MDPI AG
record_format Article
series Micromachines
spelling doaj-art-45c0bb7fc9c747c3b7371dc26be60a8f2025-08-20T02:48:01ZengMDPI AGMicromachines2072-666X2024-10-011511132310.3390/mi15111323SSPRD: A Shared-Storage-Based Hardware Packet Reordering and Deduplication System for Multipath Transmission in Wide Area NetworksJiandong Ma0Zhichuan Guo1Mangu Song2National Network New Media Engineering Research Center, Institute of Acoustics, Chinese Academy of Sciences, No. 21, North Fourth Ring Road, Haidian District, Beijing 100190, ChinaNational Network New Media Engineering Research Center, Institute of Acoustics, Chinese Academy of Sciences, No. 21, North Fourth Ring Road, Haidian District, Beijing 100190, ChinaNational Network New Media Engineering Research Center, Institute of Acoustics, Chinese Academy of Sciences, No. 21, North Fourth Ring Road, Haidian District, Beijing 100190, ChinaTo increase bandwidth and overcome packet loss in Wide Area Networks (WANs), per-packet multipath transmission and redundant transmission are increasingly being used as Software-Defined Wide Area Network (SD-WAN) solutions. However, this results in out-of-order and duplicate packets in the destination network. To restore sequential and unique data streams for multiple connections, hardware packet buffers with significant depth are required due to the large delay difference between WAN paths. To address this issue, SSPRD, a shared-storage-based packet reordering and deduplication system using a Field-Programmable Gate Array (FPGA), is proposed. The storage space for packets and sub-buffers is shared by all sessions with dynamic allocation. Packets are stored in the DDR and are sorted by their descriptors in the buffers. We also develop a sub-buffer-based timeout event handling algorithm. While supporting four sessions, SSPRD achieves a deep reorder buffer on hardware, with a depth of up to 15,360 packets per session. Compared with other solutions, SSPRD reduces buffer space usage by 62.5%, and reaches a packet reordering and deduplicating performance of 10 Gbps for 1500-byte packets.https://www.mdpi.com/2072-666X/15/11/1323packet reorderingmultipath transmissionWANFPGA
spellingShingle Jiandong Ma
Zhichuan Guo
Mangu Song
SSPRD: A Shared-Storage-Based Hardware Packet Reordering and Deduplication System for Multipath Transmission in Wide Area Networks
Micromachines
packet reordering
multipath transmission
WAN
FPGA
title SSPRD: A Shared-Storage-Based Hardware Packet Reordering and Deduplication System for Multipath Transmission in Wide Area Networks
title_full SSPRD: A Shared-Storage-Based Hardware Packet Reordering and Deduplication System for Multipath Transmission in Wide Area Networks
title_fullStr SSPRD: A Shared-Storage-Based Hardware Packet Reordering and Deduplication System for Multipath Transmission in Wide Area Networks
title_full_unstemmed SSPRD: A Shared-Storage-Based Hardware Packet Reordering and Deduplication System for Multipath Transmission in Wide Area Networks
title_short SSPRD: A Shared-Storage-Based Hardware Packet Reordering and Deduplication System for Multipath Transmission in Wide Area Networks
title_sort ssprd a shared storage based hardware packet reordering and deduplication system for multipath transmission in wide area networks
topic packet reordering
multipath transmission
WAN
FPGA
url https://www.mdpi.com/2072-666X/15/11/1323
work_keys_str_mv AT jiandongma ssprdasharedstoragebasedhardwarepacketreorderinganddeduplicationsystemformultipathtransmissioninwideareanetworks
AT zhichuanguo ssprdasharedstoragebasedhardwarepacketreorderinganddeduplicationsystemformultipathtransmissioninwideareanetworks
AT mangusong ssprdasharedstoragebasedhardwarepacketreorderinganddeduplicationsystemformultipathtransmissioninwideareanetworks