Low Latency and Power Efficient Reversible Full Adder based on Toffoli Gates
<p>The reversible circuits are useful in energy-saving applications because of their unique features. Hence, using 32 nm carbon nanotube field-effect transistor (CNTFET) technology and relying on Toffoli's reversible gates, a new full adder (FA) circuit is presented. The proposed circuit...
Saved in:
| Main Authors: | Seyedeh Fatemeh Deymad, Nabiollah Shiri, Farshad Pesaran |
|---|---|
| Format: | Article |
| Language: | fas |
| Published: |
Islamic Azad University Bushehr Branch
2025-04-01
|
| Series: | مهندسی مخابرات جنوب |
| Subjects: | |
| Online Access: | https://sanad.iau.ir/journal/jce/Article/869954 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
LHCA: a new low-power, high-speed carry skip adder using hybrid memristor-MOS logic
by: Ramesh Kumar, et al.
Published: (2025-05-01) -
A high‐performance full swing 1‐bit hybrid full adder cell
by: Shahbaz Hussain, et al.
Published: (2022-05-01) -
Tolerant and low power subtractor with 4:2 compressor and a new TG‐PTL‐float full adder cell
by: Ayoub Sadeghi, et al.
Published: (2022-09-01) -
CNTFET Based Pseudo Ternary Adder Design and Simulation
by: Mousa Yousefi, et al.
Published: (2022-12-01) -
Feasibility of Cascadable Plasmonic Full Adder
by: Mitsuo Fukuda, et al.
Published: (2019-01-01)