A 62-90 GHz High Linearity and Low Noise CMOS Mixer Using Transformer-Coupling Cascode Topology
This paper presents a high linearity and low noise mixer for millimeter-wave applications in 65-nm CMOS process. A noise-reduction transformer with harmonic suppression is utilized and inserted between transconductance stage and switch stage to improve the linearity and noise figure (NF). Benefitted...
Saved in:
| Main Authors: | Zhiqing Liu, Jiayu Dong, Zhilin Chen, Zhengdong Jiang, Pengxue Liu, Yunqiu Wu, Chenxi Zhao, Kai Kang |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2018-01-01
|
| Series: | IEEE Access |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/8314664/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A K-band up/down bidirectional mixer in 130 nm CMOS
by: Zhao Yunan, et al.
Published: (2022-01-01) -
Broadband, High-Linearity Switches for Millimeter-Wave Mixers Using Scaled SOI CMOS
by: Cameron Hill, et al.
Published: (2022-01-01) -
Measuring Harmonic Mixer in the Frequency Range from 78.33 to 118.10 GHz
by: I. A. Zakharov, et al.
Published: (2024-12-01) -
The Analysis and Design of a Dual-Band Self-Oscillating Mixer
by: Alishir Moradi Kordalivand, et al.
Published: (2024-02-01) -
Analysis and Design of a High-Coupling-Factor Marchand-Balun Variant Suitable for Standard Silicon IC Process and Its Wide-Band Gilbert Mixer Application
by: Chinchun Meng, et al.
Published: (2024-01-01)