A Glitch-Free Novel DET-FF in 22 nm CMOS for Low-Power Application
Dual edge triggered (DET) techniques are most liked choice for the researchers in the field of digital VLSI design because of its high-performance and low-power consumption standard. Dual edge triggered techniques give the similar throughput at half of the clock frequency as compared to the single e...
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2018-01-01
|
| Series: | Journal of Nanotechnology |
| Online Access: | http://dx.doi.org/10.1155/2018/2934268 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1832558712310464512 |
|---|---|
| author | Sumitra Singar N. K. Joshi P. K. Ghosh |
| author_facet | Sumitra Singar N. K. Joshi P. K. Ghosh |
| author_sort | Sumitra Singar |
| collection | DOAJ |
| description | Dual edge triggered (DET) techniques are most liked choice for the researchers in the field of digital VLSI design because of its high-performance and low-power consumption standard. Dual edge triggered techniques give the similar throughput at half of the clock frequency as compared to the single edge triggered (SET) techniques. Dual edge triggered techniques can reduce the 50% power consumption and increase the total system power savings. The low-power glitch-free novel dual edge triggered flip-flop (DET-FF) design is proposed in this paper. Still now, existing DET-FF designs are constructed by using either C-element circuit or 1P-2N structure or 2P-1N structure, but the proposed novel design is designed by using the combination of C-element circuit and 2P-1N structure. In this design, if any glitch affects one of the structures, then it is nullified by the other structure. To control the input loading, the two circuits are merged to share the transistors connected to the input. In the proposed design, we have used an internal dual feedback structure. The proposed design reduces the delay and power consumption and increases the speed and efficiency of the system. |
| format | Article |
| id | doaj-art-33d0fedaf3d64d229c9ee3b30a8036db |
| institution | Kabale University |
| issn | 1687-9503 1687-9511 |
| language | English |
| publishDate | 2018-01-01 |
| publisher | Wiley |
| record_format | Article |
| series | Journal of Nanotechnology |
| spelling | doaj-art-33d0fedaf3d64d229c9ee3b30a8036db2025-02-03T01:31:37ZengWileyJournal of Nanotechnology1687-95031687-95112018-01-01201810.1155/2018/29342682934268A Glitch-Free Novel DET-FF in 22 nm CMOS for Low-Power ApplicationSumitra Singar0N. K. Joshi1P. K. Ghosh2College of Engineering and Technology, Mody University of Science and Technology, Lakshmangarh, Sikar, Rajasthan 332311, IndiaCollege of Engineering and Technology, Mody University of Science and Technology, Lakshmangarh, Sikar, Rajasthan 332311, IndiaNSHM Knowledge Campus, Durgapur, West Bengal, IndiaDual edge triggered (DET) techniques are most liked choice for the researchers in the field of digital VLSI design because of its high-performance and low-power consumption standard. Dual edge triggered techniques give the similar throughput at half of the clock frequency as compared to the single edge triggered (SET) techniques. Dual edge triggered techniques can reduce the 50% power consumption and increase the total system power savings. The low-power glitch-free novel dual edge triggered flip-flop (DET-FF) design is proposed in this paper. Still now, existing DET-FF designs are constructed by using either C-element circuit or 1P-2N structure or 2P-1N structure, but the proposed novel design is designed by using the combination of C-element circuit and 2P-1N structure. In this design, if any glitch affects one of the structures, then it is nullified by the other structure. To control the input loading, the two circuits are merged to share the transistors connected to the input. In the proposed design, we have used an internal dual feedback structure. The proposed design reduces the delay and power consumption and increases the speed and efficiency of the system.http://dx.doi.org/10.1155/2018/2934268 |
| spellingShingle | Sumitra Singar N. K. Joshi P. K. Ghosh A Glitch-Free Novel DET-FF in 22 nm CMOS for Low-Power Application Journal of Nanotechnology |
| title | A Glitch-Free Novel DET-FF in 22 nm CMOS for Low-Power Application |
| title_full | A Glitch-Free Novel DET-FF in 22 nm CMOS for Low-Power Application |
| title_fullStr | A Glitch-Free Novel DET-FF in 22 nm CMOS for Low-Power Application |
| title_full_unstemmed | A Glitch-Free Novel DET-FF in 22 nm CMOS for Low-Power Application |
| title_short | A Glitch-Free Novel DET-FF in 22 nm CMOS for Low-Power Application |
| title_sort | glitch free novel det ff in 22 nm cmos for low power application |
| url | http://dx.doi.org/10.1155/2018/2934268 |
| work_keys_str_mv | AT sumitrasingar aglitchfreenoveldetffin22nmcmosforlowpowerapplication AT nkjoshi aglitchfreenoveldetffin22nmcmosforlowpowerapplication AT pkghosh aglitchfreenoveldetffin22nmcmosforlowpowerapplication AT sumitrasingar glitchfreenoveldetffin22nmcmosforlowpowerapplication AT nkjoshi glitchfreenoveldetffin22nmcmosforlowpowerapplication AT pkghosh glitchfreenoveldetffin22nmcmosforlowpowerapplication |