Accelerated and Highly Correlated ASIC Synthesis of AI Hardware Subsystems Using CGP
Unconventional functions, including activation functions and power functions, are extremely hard-to-realize primarily due to the difficulty in arriving at the hierarchical design. The hierarchical design allows the synthesis tool to map the functionality with that of standard cells employed through...
Saved in:
Main Authors: | H. C. Prashanth, Madhav Rao |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2024-01-01
|
Series: | IET Computers & Digital Techniques |
Online Access: | http://dx.doi.org/10.1049/2024/6623637 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A high‐capacity and nonvolatile spintronic associative memory hardware accelerator
by: Mahan Rezaei, et al.
Published: (2023-07-01) -
ASIC3: A Lactic Acid Sensor for Cardiac Pain
by: D.C. Immke, et al.
Published: (2001-01-01) -
Exploring Many-Core Design Templates for FPGAs and ASICs
by: Ilia Lebedev, et al.
Published: (2012-01-01) -
Possibilities of using of hardware accelerators for intrusion detection and prevention systems
by: Artem Tetskyi, et al.
Published: (2024-11-01) -
Design of Interface ASIC with Power-Saving Switches for Capacitive Accelerometers
by: Juncheng Cai, et al.
Published: (2025-01-01)